


CL 26532011 000.eps 160102





91







Page

155

158

310

314

C_{c}	nte	nte	•

1

2

	DVD+Nevviil
ontents	Page
Technical Specifications and	
Connection Facilities	2
Safety Instructions, Warnings, Notes, and	d Service
Hints	5

7 3 Directions for Use 35 Mechanical Instructions 5 Diagnostic Software and Faultfinding Trees 40 Block and Wiring Diagram

Block Diagram DVDR990 DVIO1.8

Wiring Diagram 92 Diagram PWB Electrical Diagrams And Print-Layouts Power Supply (Diagram 1) 93 95 Power Supply (Diagram 2) 94 95 Display Panel (Diagram 3) 99 100 Front AV Part (Diagram 4) 103 104 IR & Standby Panel (Diagram 5) 105 105 Analog Board: All In One 1 (Diagram 1) 106 119 Analog Board: All In One 2 (Diagram 2) 107 119 Analog Board: Tuner / Demodul. (Diagram 3) 108 119 109 119

Analog Board: In / Out 1 (Diagram 4) Analog Board: In / Out 2 (Diagram 5) 110 119 Analog Board: In / Out 3 (Diagram 6) 111 119 Analog Board: In / Out 4 (Diagram 7) 112 119 Analog Board: Sound Processing (Diagram 8) 113 119 Analog Board: Follow Me (Diagram 9) 114 119 Analog Board: VPS (Diagram 10) 114 119 Analog Board: Power Supply (Diagram 11) 115 119

©Copyright 2002 Philips Consumer Electronics B.V. Eindhoven, The Netherlands. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, or otherwise without the prior permission of Philips.

Contents

8

Alianments

10 Spare Part List

List of Abbreviations

•			~5-	
	Analog Board: Audio Converter	(Diagram 12)	116	119
	Analog Board: RGB-YUV Conv.	(Diagram 13)	117	119
	Analog Board: Digital In / Out	(Diagram 14)	117	119
	Analog Board: Fan Control	(Diagram 15)	118	119
	DVIO Front Board		127	127
	DVIO 1.8 Board: 1394 Interface	(Diagram 1)	128	133
	DVIO 1.8 Board: Link + Codec	(Diagram 2)	129	133
	DVIO 1.8 Board: uP Part	(Diagram 3)	130	133
	DVIO 1.8 Board: Interface + DAC	(Diagram 4)	131	133
	DVIO 1.8 Board: Clock	(Diagram 5)	132	133
	Digital Board: VSM Buffer Mem.	(Diagram 1)	137	146
	Digital Board: AV Dec. STI5508	(Diagram 2)	138	146
	Digital Board: AV Decoder Mem.	(Diagram 3)	139	146
	Digital Board: Video Enc. Empres	s(Diagram 4)	140	146
	Digital Board: VIP CVBS Y/C	(Diagram 5)	141	146
	Digital Board: An.board Video I/O	(Diagram 6)	142	146
	Digital Board: Progressive Scan	(Diagram 7)	143	146
	Digital Board: Progressive Scan	(Diagram 8)	144	146
	Digital Board: Power, Clock, Rese	t(Diagram 9)	145	146

Circuit-, IC Descript. and List of Abbreviations

Published by GH 0261 Service PaCE

Printed in the Netherlands

Subject to modification

EN 3122 785 12430







Harmonic distortion (1 kHz):

: 0.1 %

Technical Specifications and Connection Facilities

1.1 General: 1.2.7 Tuning Automatic Search Tuning Mains voltage : 220V-240V (198 scanning time without antenna 2.5 min. PAL 264V AC) for Europe/ Asia stop level (vision carrier) 75 V, 75 Maximum tuning error of a recalled : 50 Hz - 60Hz Mains frequency program : ± 62.5 kHz Power consumption mains : 32 W Maximum tuning error during Power consumption standby < 7 W Power consumption low power operation : ± 100 kHz stand-by : < 3 W**Tuning Principle** automatic B,G, I, DK and L/L'detection 1.2 **RF Tuner** manual selection in "STORE" mode Test equipment:Fluke 54200 TV Signal generator 1.3 **Analogue Inputs** Test streams: PAL BG Philips Standard test pattern 1.3.1 SCART 1 (Connected to TV) 1.2.1 System: Pin Signals: PAL B/G, PAL D/K, SECAM L/L', PAL I 0 - Audio R **1.8V RMS** - Audio R 1.2.2 RF - Loop Through: 3 - Audio L **1.8V RMS** 4 - Audio GND Frequency range : 45 MHz - 860 MHz 5 - Blue/Chroma Gain: (ANT IN - ANT OUT) : -4 dB /±2 dB GND € 6 - Audio L 1.2.3 Radio Interference: - Blue out/ **→** Chroma in 0.7Vpp ± 0.1V into 75 Ohm (*) input voltage /3 tone method (+40 8 - Function dB min) : typ. 80 dB μ V at 75 Ω switch <2V = TV>4.5V / < 7V = asp. ratio 16:9 DVD>9.5V / <12V = asp. ratio 4:3 DVD ↔ 1.2.4 Receiver: 9 - Green GND **→** 10 - P50 control PLL tuning with AFC for optimum reception 11 - Green 0.7Vpp ± 0.1V into 75 Ohm (*) : 45.25 MHz - 860 MHz Frequency range: 12 - Nc Sensitivity at 40 dB S/N : ≥ 60dB μ V at 75 Ω 13 - Red/Chroma (video unweighted) **GND** 14 - fast switch 1.2.5 Video Performance: **GND** 15 - Red out/ Channel 25 / 503.25 MHz. 0.7Vpp ± 0.1V into 75 Ohm (*) Chroma out Test pattern: PAL BG PHILIPS standard test pattern, 7 ± 3dB 0.3Vpp Chroma (burst) BF Level 74 dBV 16 - fast switch Measured on SCART 1 RGB/CVBS or Y < 0.4V into 75 Ohm = CVBS Frequency response: : 1 MHz - 4.00 MHz \pm \ominus >1V / <3V into 75 Ohm = RGB 2 dB 17 - Y/CVBS GND Group delay (0.1 MHz - 4.4 MHz) : 0 nsec \pm 30 nsec OUT 18 - Y/CVBS GND 1.2.6 **Audio Performance:** IN \Rightarrow 19 CVBS/Y 1Vpp ± 0.1V into 75 Ohm (*) - CVBS/Y Audio Performance Analogue - HiFi: 20 - Shield Frequency response at SCART 1 (L+R) output: : 40 Hz - 15 kHz / ± 1.5 1.3.2 SCART 2 (Connected to AUX) S/N according to DIN 45405, 7, 1967 : and PHILIPS standard test pattern Pin Signals: video signal: : -50 dB unweighted -Audio R 1.8V RMS Harmonic distortion (1 kHz, \pm 25 2 -Audio R kHz deviation): : 0.5 % -Audio L 1.8V RMS -Audio GND Audio Performance NICAM: -Blue/Chroma 5 Frequency response at SCART GND 1(L+R) output: : 40 Hz - 15 kHz ± 1.5 -Audio L dB -Blue in/ S/N according to DIN 45405, 7, 1967 : Chroma out ± 3dB 0.3Vpp Chroma (burst) and PHILIPS standard test pattern 8 -Function video signal: -60 dB unweighted switch

-Green GND

-P50 control

: 2Vrms ± 1.5dB

: 2Vrms ± 1.5dB

11 -Green	+
12 -Nc	
13 -Red/Chroma	
GND	Ť
14 -fast switch	
GND	1
15 -Red in/	
Chroma in	+
16 -fast switch	
RGB/ CVBS or	_
Υ	↔
17 -CVBS GND	
OUT	Ť
18 -CVBS GND	
IN	÷
19 -CVBS/Y/RGB	<u> </u>
sync $1Vpp \pm 0.1V$ into 75 Ohm (*))
20 -CVBS/Y	7
21 -Shield	÷
(*) for 100% white	

1.3.3 Audio/Video Front Input Connectors

Audio

Input voltage : 2 Vrms Input impedance : >10kΩ

Video - Cinch

: 1 Vpp ± 0.1V Input voltage Input impedance : 75 Ω

Video - YC (Hosiden)

Input voltage Y : 1Vpp ± 0.1V Input impedance Y 75Ω

: burst 300 mVpp ± {x} Input voltage C

dB

Input impedance C 75 O

1.3.4 Cinch Audio/Video Line Input Rear

Audio (EXT1)

: 2 Vrms Input voltage : >10k Ω Input impedance

Video (EXT4)

: 1 Vpp ± 0.1V Input voltage : 75 Ω Input impedance

1.3.5 YC Input Rear (Hosiden; EXT3)

1 GND GND 2 Input voltage Y 1Vpp \pm 0.1V/ 75 Ω 3 E Input voltage C Burst 300 mVpp \pm {x} dB/ 75 Ω

Video Performance 1.4

All outputs loaded with 75 Ohm SNR measurements over full bandwidth without weighting.

1.4.1 CVBS Output Rear (EXT4)

: > -65 dB SNR Luminance SNR Chrominance AM : > -65 dB: > -65 dB SNR Chrominance PM : 5 MHz ± 1 dB Bandwidth Luminance

1.4.2 YC Output Rear (Hosiden; EXT3)

SNR : > -65 dB SNR C - AM : > -65 dBSNR C - PM : > -65 dBBandwidth Y : 5 MHz ± 1 dB

SCART (RGB) 1.4.3

SNR : > -65 dB on all output Bandwidth : 5 MHz ± 1 dB

1.5 **Audio Performance**

Output voltage 2 channel mode

Cinch Output Rear 1.5.1

Output voltage 5.1 channel Dolby : 1.41Vrms ± 1.5dB Channel unbalance (1kHz) : <0.85dB Crosstalk 1kHz : >105dB Crosstalk 20Hz-20kHz : > 95dB Frequency response 20Hz- 20kHz : ± 0.1dB max Signal to noise ratio : >100 dB Dynamic range 1kHz : >90dB : >88dB Dynamic range 20Hz-20kHz Distortion and noise 1kHz : >90dB : >80dB Distortion and noise20Hz-20kHz Intermodulation distortion : >87dB Phase non linearity : ± 10 max. Level non linearity : ± 0.5dB max. : >100dB Mute (spin-up, pause, access) Outband attenuation: : > 50dB above 25kHz

1.5.2 Scart Audio

Output voltage 2 channel mode Output voltage 5.1 channel Dolby : $1.41 \text{Vrms} \pm 1.5 \text{dB}$ Channel unbalance (1kHz) : < 0.85dB Crosstalk 1kHz : >105dB Crosstalk 20Hz-20kHz : > 95dB Frequency response 20Hz- 20kHz : ± 0.1¢B max Signal to noise ratio : >100 dB Dynamic range 1kHz : >90dB Dynamic range 20Hz-20kHz : >88dB Distortion and noise 1kHz : >90dB Distortion and noise20Hz-20kHz : >80dB Intermodulation distortion : >87dB Phase non linearity : ±10 max Level non linearity : ± 0.5dB max Mute (spin-up, pause, access) : >100dB

Outband attenuation: : > 50dB above 25kHz

Digital Output 1.6

1.6.1 Coaxial

CDDA/ LPCM (incl MPEG1) : according IEC958 MPEG2, AC3 audio : according IEC1937 DTS : according IEC1937, ament ment 1

1.6.2 Optical

identical to coaxial

Digital Video Input (IEEE 1394) 1.7

Applicable Standards 1.7.1

Implementation according: IEEE Std 1394-1995 IEC 61883 - Part 1 IEC 61883 - Part 2 SD-DVCR (02-01-1997) Specification of consumer use digital VCR's using 6.3 mm magnetic tape - dec.1994

Mechanical connection according:

Annex A of 61883-1

1.7.2 Audio Quality

Output voltage 2 channel mode : 2Vrms +/- 1.5dB

Channel unbalance (1kHz) : Tbd

Crosstalk 1kHz : > 85 dB

Crosstalk 20Hz-20kHz : > 95 dB

Frequency response 20Hz-12kHz : +/- 1dB max

Signal to noise ratio : >95 dB

Dynamic range 1kHz : tbd

Dynamic range 20Hz-20kHz : Tbd

Distortion and noise 1kHz : >65dB

Distortion and noise 20Hz-20kHz : >65dB

Intermodulation distortion : >80dB

Phase non linearity : tbd

Cutband attenuation : tbd

1.8 P50 System Control

Via SCART pin nr 10

1.9 Dimensions and Weight

Height of feet : 12mm

Apparatus tray closed : WxDxH :435 x 325 x

107

Apparatus tray open : WxDxH :435 x 465 x

107

Weight without packaging : 5.67 Kg Weight accesoiries : 1.675 Kg

1.10 Laser Output Power & Wavelength

1.10.1 DVD

Output power during reading : 0.8mW
Output power during writing : 20mW
Wavelength : 660nm

1.10.2 CD

Output power : 0.3mW Wavelength : 780nm

2. Safety Instructions, Warnings, Notes, and Service Hints

2.1 Safety Instructions

2.1.1 General Safety

Safety regulations require that during a repair:

- Connect the unit to the mains via an isolation transformer.
- Replace safety components, indicated by the symbol A, only by components identical to the original ones. Any other component substitution (other than original type) may increase risk of fire or electrical shock hazard.

Safety regulations require that after a repair, you must return the unit in its original condition. Pay, in particular, attention to the following points:

- Route the wires/cables correctly, and fix them with the mounted cable clamps.
- Check the insulation of the mains lead for external damage.
- Check the electrical DC resistance between the mains plug and the secondary side:
 - Unplug the mains cord, and connect a wire between the two pins of the mains plug.
 - 2. Set the mains switch to the 'on' position (keep the mains cord unplugged!).
 - Measure the resistance value between the mains plug and the front panel, controls, and chassis bottom.
 - 4. Repair or correct unit when the resistance measurement is less than 1 M Ω .
 - Verify this, before you return the unit to the customer/ user (ref. UL-standard no. 1492).
 - Switch the unit 'off', and remove the wire between the two pins of the mains plug.

2.1.2 Laser Safety

This unit employs a laser. Only qualified service personnel may remove the cover, or attempt to service this device (due to possible eye injury).

Laser Device Unit

Type : Semiconductor laser

GaAlAs

Wavelength : 650 nm (DVD)

: 780 nm (VCD/CD)

Output Power : 20 mW

(DVD+RW writing) 0.8 mW

(DVD reading)

0.3 mW

(VCD/CD reading)

Beam divergence : 60 degree

CLASS 1 LASER PRODUCT

Figure 2-1

Note: Use of controls or adjustments or performance of procedure other than those specified herein, may result in hazardous radiation exposure. Avoid direct exposure to beam.

2.2 Warnings

2.2.1 General

 All ICs and many other semiconductors are susceptible to electrostatic discharges (ESD, A). Careless handling during repair can reduce life drastically. Make sure that, during repair, you are at the same potential as the mass of the set by a wristband with resistance. Keep components and tools at this same potential.

Available ESD protection equipment:

- Complete kit ESD3 (small tablemat, wristband, connection box, extension cable and earth cable) 4822 310 10671.
- Wristband tester 4822 344 13999.
- Be careful during measurements in the live voltage section.
 The primary side of the power supply (pos. 1005), including the heatsink, carries live mains voltage when you connect the player to the mains (even when the player is 'off'!). It is possible to touch copper tracks and/or components in this unshielded primary area, when you service the player. Service personnel must take precautions to prevent touching this area or components in this area. A 'lightning stroke' and a stripe-marked printing on the printed wiring board, indicate the primary side of the power supply.
- Never replace modules, or components, while the unit is 'on'

2.2.2 Laser

- The use of optical instruments with this product, will increase eye hazard.
- Only qualified service personnel may remove the cover or attempt to service this device, due to possible eye injury.
- Repair handling should take place as much as possible with a disc loaded inside the player.
- Text below is placed inside the unit, on the laser cover shield:

CAUTION VISIBLE AND INVISIBLE LASER RADIATION WHEN OPEN AVOID EXPOSURE TO BEAM
ADVARSEL SYNLIG OG USYNLIG LASERSTRALING VED ABNING UNDGA UDSATTELSE FOR STRALING
ADVARSEL SYNLIG OG USYNLIG LASERSTRALING NAN DE DESÉA LAPROS UNINGA EXSPONERING FOR STRALEN
VARRINGS SYNLIG OCH OSYNLIG LASERSTRALING NAN DE CREATE SUNGA EXSPONERING FOR STRALEN
VARRINGS SYNLIG OCH OSYNLIG LASERSTRALING NAN DECKE ALTO DETECTAKTA EJSTRALEN
VARRINGS SYNLIG OCH OSYNLIG LASERSTRANING NAN DECKLUR LASER SATELITY. LE LAZER AXTO SATESSEN
VARRINGS SYNLIG LASEN OLE TALTININ ANAVYALTE ANA NAVYANATO MALLE LASER SATELITY. LE LAZER AXTO SATESSEN
VODRIGCHT SICHTBARE UND UNSIGLE LASER SATENATURG WENN ABDECKUNG GEOFFRIET NORTH DEM STRAH, AUSSET SEN
DAMGER HYSIER AND NOVISBLE LASER RADIATION WHEN OPEN AVOID DIRECT EXPOSITION DANGER BUSE AU FAISCEAU
ALTENTION RAYONNEMENT LASER VISIBLE ET INVISIBLE EN CAS D'OUVERTURE EXPOSITION DANGER BUSE AU FAISCEAU

Figure 2-2

2.2.3 Notes

Dolby

Manufactered under licence from Dolby Laboratories. "Dolby", "Pro Logic" and the double-D symbol are trademarks of Dolby Laboratories. Confidential Unpublished Works. ©1992-1997 Dolby Laboratories, Inc. All rights reserved.




Figure 2-3

Trusurround

TRUSURROUND, **SRS** and symbol (fig 2-4) are trademarks of SRS Labs, Inc. TRUSURROUND technology is manufactured under licence frm SRS labs, Inc.



2. DVDR990 /0X1

Video Plus

"Video Plus+" and "PlusCode" are registered trademarks of the Gemstar Development Corporation. The "Video Plus+" system is manufactored under licence from the Gemstar Development



Figure 2-5

Macrovision

This product incorporates copyright protection technology that is protected by method claims of certain U.S. patents and other intellectual property rights owned by Macrovision Corporation and other rights owners.

Use of this copyright protection technology must be autorized by Macrovision Corporation, and is intended for home and other limited viewing uses only unless otherwise authorized by Macrovision Corporation. Reverse engineering or disassembly is prohibited.


Introduction

DVD Video Recorder

DND singular Version in Data is the more stronger medium than confident the convenience of the Congust Data which the state advector if given whose schoolings. ENULY house customers of the amount of the congress control of the confidence of the control of the congress with the DND's particular beath of congress only, making at up to 8 if Modular congress and explain death of the congress only. The congress particle is their original quality. The congress operate is their original quality. The congress operate is their original particle particles and of their original particles of the congress of the

CMD recogning in the most step to endess technology. CMD-Horitination (IMD-HAM) gives please-stanger and active some technology that between the total for CD. HaM-reables. A high power base is used to strange the indirectives of fee recording layer. This process can be instructive or fee the active plane. OND Phacocodishies (IMD-Ha codishies of the sections benefit that is in organish the A. Performing planement with the passessible CD. Hacocodishie format, to produce data that been your data for a feeting the sections.

Tour Philips DWD recorder a a neconder and pileper for digital values discs, with a theoremy correspondibility to digital values discs, with a theoremy correspondibility or wasting pre-recorded DVD-Video discs can be played on your Philips 13103 recorder and recording, made anyour Philips DVO recorder can be provided in your Philips DVO recorder can be provided in record DVD-Video players and DVD-Video players.



What is, you will be able to record Thildrogrammes or be with and exching your term connected in reporting is. Somethic digital sections and execute your provides access to the stacks your have sectioned and restrict on polyheror features commission to a completely new vision.

From now on you will enjoy fulfillingth nevirty with from channe (active) gold (by and blome) in Multi-channel around (depressing on the disk, and on your playlank entains) for will fed your recorder to producing may no use, by way of the Clo-Scheen Dealing on your "V and the display on rise DVD recorder, in exhibitation with the measurement of the Clo-Scheen Dealing on your "V and the display on rise DVD recorder, in exhibitation with the

Box contents

First check and ideraty the normals of your DMD recorder packages as lated below:

- DVD recorder
- Recorded Common Mandano with supportably packed traditioners
- . I core power tool
- CONTRACTOR
- Simple contra
- Anterior countries cable
- Audio raths
- Vodeo sides
- DVD-BAV Au
- Viviantana cand

there has about the description of reasons, storage above to an appoint without their

Keep the packaging materials you may need them to transport your recorder in the basing.

Placement



- Place the recorder on a first flat surface.
- Keep away from dominate heating equipment and direct analysis.
- In a colored, allow about 25 certs exist of free space of around the recorder for adequate existings.
- The lense any closed over when the CIVD recorder is suction to encount from cold to warm surroundings, flaving in CIPCHIO is mot provided their Leave the DRD recorder in a warm when control to twofaces before use, so the most are as economia.
- The recorder extend one be exposed to dropping or opinithing no objects that with recepts such as vases, should be always on the recorder.

Cleaning discs

Scree problems may occur because the dat insofe the recorder is dirty. To avoid these problems slean your data regularly, in the following way.

 Nilham a clos, become they, clear it with a clearing that Wigo the due hops the control of

Caution

optical unit.

Do not use schemic such as became, thinner, communically available clearers, or archestatic appray intended for analogue thru: Do not use communically available cleaning disc, to clean the less, as these thick may damage the

Remote control

Loading the batteries



- Upon the bettery comparement cover.
- Expect two WA d R Alphatteries is adjusted soldle the factors comparised.
- · Close the cover.

Cardona

Do not min ald and new batteries blaver min different types of halteries jutandard, alkaline, stc.). This may reduce the lifetime of the halteries. Directions For Use

Installation

Connections - back side of your DVD recorder

. Premium rether to grow TV west, Vol.1, Memory Systems and any other chair Named (is an excession of make the control of commentation).

- Do not possess the power last 2t open sonrections are next

 Do not consist your ONG recordes to your TW set Ye your YOH, became the when quilty could be distorted by the copy protection system.

Fire thereter scenario reprinductivos pira vias comment disminimates mucho compute on vicini amprilari, respectar, apprecia ayutana via ANA engagiorente, from tirta anal "Economicing via ANA respectant au ANA months and

as delegan

Do not connect the recorder's audio output to the phono inject of your audio system is order to send damage to your exagencest.


Connecting to the antenna

- Remarks the anternal jurial jurial panel from page.
 In termand limits in any the ansures content on the facts of the DAC recorder.
- Plag over end of the someony persons problem appearing the end of the DV persons on the CVC recorder and pre-order and most the common input socket on your 12 sec.

Connecting to a TV set

For obtain the highest possible picture and would exploy from your TV see it is resonanteeded on two ten tower consector on total CVCO resonanteed on two TV see.

Common the bostern scare potentions (ENT 1) and the TV set, using the occur cable suggined (2) as shown in the document of place TV and a reproduct with Eurykink on C memol ask realist sure you are the correct scare scenes. For this refer to the user you are the correct scare scenescent. For this refer to the user makes that the collection of the east.



If your TV set a not equipped with a poset consecutor, you can consect the DVO recorder with the S-video (T/C) toxbets

Sivides (Y/C) connection


- Comes the 5-wise suspet socker to the corresponding must so be on the 14 am many tea somind between ratio (8).
- Consect the aptic (off-white) and high tree!
 Office the property to the consequent up to before an the
 TV set using the authorizable appoint 45.



A year TV and as and assemble with 5 majors are been decreased the EME resolution with the EME assistant to year TV and

Video (CV85) connection

- Conservative Views (CVVIX) compart statistics (we be as to the convergence long report statistics that the CV use converge the video craftle rappined VIX.
- Comment the audio cell swimmed and flight (rectionary) and least to the committee of the product or the TV set using the audio collection agond 40.



Connecting to audio equipment

Connecting to A/V receiver or A/V amplifier with digital Muhi-Channel decoder

The best specifies specify quarty is obtained by connecting your DMD respondents to an AM response with Missister and object of School Digital MREQ 2 and 67 School Digital MREQ 2 and 67 School Digital MREQ 2 and 67 School

Digital High change sound


Digital Hidd charges connection provides the optimizeation of quality. For the year mend a Philip-charmel ACF charges that supports one or more of the audiocypes supported by some UNIX respectes (MHES 2 Libery Chipstal and DTC. For the process check the response consist and Tre-sign op the forest of the resource

 Comment the reconstants digital works coupped on the nontreaport-oling digital on the receiver. Line is digital nonexist ratio (P) or a digital optical audio cashs (P).

et ynwyfolydd llowe a digrae doedd audio daely docr aegyfoda yna may ace the explosol yddol dael y afel

Aires

If the choice hybri of the algorial content story and more it has catalished of course retrieved, the received not broaders as along, discovered council. The moder type of the TAPE due of pality is displayed in the Estation Windows where changing the dampings to Charanal Cognet formand beamed an algorial corresposition out in the line inhalitiest of your incorrect in equiph and units of long and inhalitic phonesis (hypotheric and or of the pality and units of long and inhalitic phonesis) (hypotheric and or of the pality and units of long and inhalitic phonesis) (hypotheric and provides of the pality and inhalitic phonesis (hypotheric and provides of the pality and inhalitic phonesis) (hypotheric and provides of the pality and inhalitic phonesis) (hypotheric and provides of the pality and pality




if you cannot covered your DVD recorder to an AV necessor with Middlehamed decoder inhoces the of the following alternations.

Connecting to a receiver equipped with two channel digital stereo (PCM)

- Connect the recorder's digital analog entropy to the extrapposating eight on your entreme. See the supplied video (1798) safe(4).
 The an optional satisf operation of collection.
- Abort installation you will need to our varia PCM on the CRC recorder a digital extraction time. Steen for becomes it.

Connecting to a receiver equipped with Dolby Pro Logic

 Commet the recorder to the FV set and crement the reference's word. Left and Pope findings society to the corresponding space on the Doby-Pro-Lings' Audio/Fideo: receives warrig the audio colors supplied (M



 Make the appropriate Societizations for Analogue Curpor with one profession mess.

Connecting to a TV set equipped with a Dollay Pro Logic decoder

 Consect the recorder to the TV set as becomed in display "Consecting to a TV per".

Connecting to a receiver with two channel analogue steres

 If you have a receiver with two-channel scaleges there without any of the above meso and sound systems, common the audio self and their custom sounds to the corresponding sounds on your receivers, and fire or himber systems. The the audio sales supplied (b).

5 PASTALLA DOM

INSTALLATION S


Connecting to other equipment

Use the top toest consector (FXTT) on your DWD recorder to make consections to a:

- Satellite receiver or Set top beau
- . WOR
- . DVD Vales player

Most pre-recorded Adeo carpetter and OVO place are copy probabled. If you try to copy their die duplay.

For installation of a decoder, one they independent. 1003 9008




If the power is off or law flower transfer a selected pass the Profession January, the square for SXT I will not Se passed so to the IV second XT to

Conflore Specimental will not be available to propose consecred on the DVD recorder's DXT I strait consecut.


Connections - frontside of your DVD recorder

Camcorder connection

- If you have a DV or Digital 8 correction, zeroneck. the wat OV again to ket (1) to the corresponding control (color) on the colories soing the think cable of your caregories.
- Prochage a Higherts WISC corrector, consect the S-edec hour rooker to the committee that comparisonized on the correspondent asing the Saviders cobine to prince (2) and comment the color cable (4). 5.6000001
- Otherwise convex the Video reput socked (yellow) to the corresponding opposit socket or the the (C) be board about the wing of a color of the section of the s correct the audio Left Jacobs and Popol Condings. society to the convergenting scorety on the common the basis of the suction of the country of the
- If your convorter has more some, use only the late. and to committee in the case the sound will be recorded on both wells of tenests.



Power supply



- · Make more than all community contractions are reads. before connecting the DACI recorder to the power.
- Plug the power cable support con the Power consector on the rear of the recorder.
- · Plag the manuplagines as AC parket.


Newsy shorts (See East many entropy and the sequired 2207 - 2404

When the marrier of his Sunday patron is a reflcontenting torse power.

A margin to decrease your DVD receive completely have the more, withchew the play from the AC Code! Miles the DED receiver a decrease tea from the rease. TV aboneck and about data will be started policity if year.

Switching on

- Switch be the TV per and select the paragrantise. carrier that you have chapen he yeled payback time operating manual for your TV sec.
- . STANDBY ON
 - In the records display inflating, it specimes not yet involve our (ND recorder backering wight model in this mode you will have to set your sections softened as



First time set-up: virgin mode

After paiding on the DVD recorder for the eary first tere the "Argo reads arrest" will appear.

in 'virgor mode' pour may have to not your preferences. for spread of the recorder features.

If the 'virgor ranck screek' does not appear your DVC. recorder his been hataled aready, how may still charge. the pertings you does installation mental. Organização dos bostos de edició. Estado, produceros que sedificação to be not emergable or two well believes over automatically from the TV set.

Automatic setting

When your TV ago is a colleged with Early Stack, Clearn. THAT NOT YOU DAY! SHAPE HE COLORS IN Megalogical the "Vicettings will be have love from the TV set but they careful be changed transmity afterwards.


When preferences are taken peer from your 19 per, the meroige flasy Link loading data from TWokese-Will will again.

Means for which to preferences are postable will be displayed. They have to be set marked y-

Professional State to be set in the policy in which the deem many will oppose on the form

if the recorder is resident of while strong was preference; of professional region to be not beginning for awarding the recorder on mount.

The 'regist mode' will only be concluded often the professions for the bed deve have here professed.



10 INSTALLATION

Ma

Manual serting

When a mera is displayed.

- Else the SCA relations up conserve knys to get three give the restions in the means. I his book of the sedeposed and an exist the highlighted.
- the OK is confirm your precition and to precit the new concern.

The following dead may have to be set to explained:

Meru begunge

The conscious course of DAD Mylos data will be deployed in the large age, you choose



Audio language

The assumpt DND-Wides client will be in the larguage you shows a provided data to enablable on the data in play. If you, appears will reserve to the their spoken forgoing on the data. Missi from DNDL Wides this comp. will be in the larguage on the data. Missi from DNDL Wides this comp. will be in the larguage you should be a larguage of the data.



Substitle language

The miditable of DPD Video discs will be in the larguage (on choose provided felt a sealith on the classin play, 8 non, solitable will reserv to the first subside larguage on the day.




TV Shape



March 1 & B. S. Browning

- · 16/3 it you have a wide screen (16/3) IV and
- ~ 4.3 if you have a regular (4.5) TV and in the case you can also shows between
 - Letterfick for a with scroper province with dage.
- Plant Scient for a bid begin parties were the order to moved. If a cinc case has Scient the parties their receive species horizontally to keep the count attribution to be grown.



Country

Solved pour country. This is used as reported on the Theoretist Control Indiana Jane Moonet Control (in well as the practing of TV counters).



Auto TV Channel Search

Plake care the arterial is connected. See "Connecting to the arterial". Your OND resorces will resemb for all TV shapes.

it were characteristic referential by we bound

- Cost served or.
 - M. Auto search marte. The card take assertal or invited




► When Auto pareth a consistent factors search complete. (Or channels found assess), no the TV scenes.

After Acots the mediagenth you can have TV phannels accred accordingly in the same order as your TV est. See "View production as installation". Follows TW,

Time Date

When Channel add nearth a completed the actual Times and Chin are abound automatically. If the turns in the DVD recorder deploy of not connect.



- Asian Time Year, Month, Ovce 4 regions.
- with the Orphowil consumption of this correct play.
 Change whose with the the Orbit correct properties.
 Fight correct box of the digit boys 0.9
- To and, press OK.

Physics.


All these steed easy lines to he and offer first start up congreentally. After that slive can always be adopted in the same preferences must. When your TV are it appared with datastank the TV set proven will be taken over from the TV out book lines common the always of momental advanced.

Ying's mode settings are now consisted.


All settings can still be changed like Tiles preferances.


13 DOSTALLATION

Functional overview



Rear of recorder





Remote control HONITOR OHIOIP O smitches between the reads and O membras resolu-DISC MENU · provides chapter, track or tide - displays DVD disc mens or index párture screen direct recording of the currently SYSTEM HENU talested programme. - Hisphay's recombing systems recom-- rear chapter, track or pick VADO - down/up/right/left cursor 699,694 - warnels beginnered movement. **TURN pause : Petaris to previous reena on SINCO ess skow możdon CLEAR -- delete but entry/dear timer march forward TIMES 1985 displays the three mans! . #233 SELECT N F55 secticities between different values displays havorite Scane Selection. in a menu. many for CVO+KW or CVO+R - purpolar harvester record modes 64 in the Index Picture Screen and in menter mode - play - activities/edge many subaction 2 3 YOL #/numerical key pad TV volume upidovers TAC 5 unious title - I'V Plots ON/OH - select chapter C34 44. 9 AICH Alternate Channel programme applicant - switches to the previous TV 0 charmel LOOM SIDE SWITCH PALED IN enlarge video image - mades other keys to operate AMOLE MPSE MINE the TV set (see Appendix) solous DVD camera wight 3.8 SUBTITLE rational ograpow objects changes brightness sacting of AUDIO distant - natio largage selector REPEAT - repett chipter, small, this, that PHILIPS REPEAT A B repeat wageweeks SCAN - playback of the first 10 seconds of each chapter within a dide.

A LIMICISOMAL OXENARIA

TUNCTIONAL OVERVIEW 12

(CPVD) on the first 10 records of

each trace or a disc (VCOVCD).

Use

Operation

Important notes for operation

You can switch on the DVO recorder with the 6: STANDSTON top. King your DVD recorder connected to the mains at all times to escare than programmed recordings can be made and that the televation functions correctly.



Both the CVD recorder and the remote costsol raise an Transporty interrupt busines. You can are the 6) STANDBYON Scients interspectively When you have an appearing problem, you can interrupt the Southern and start again.



When you parted off the OVO recorder, the deploy will Particular Control (Control Control

Loading discs

- to President OPEN/CLOSE on the fraction fall. recorder. The disc lossing tray opera.
- 2. Lay your charact duc in the tray, label side up. Make sure 4 is adding properly to the operant recess.
- 3 Press & OPENICA OSE, to done the trap recorded display. Prove inserted disc is per-recorded or write protected, playback always starts www.matheating.

You can aways amount a disc by premiting A OPEN CLOSE again or pressing ■ STOP control remote control for two seconds.

if Child Look is rest to DN and the discipressed is not in the White selfs has been emberged, the BN code round the endowed creditive that does have be the meditarizated. Since Objection Comband's

Disc types

The said recognize the different types of their timeses be continuous DVO recorder by the logic Departing come for type you run when the it for remaining and postuck or playback only. Some date the est autuble in all to be used in the DVD recorder.

In the wave table a common to given of all executing that types and their DND recorder compatibility.

The following disc types can be used for recording and playback

0740 + 8744

Records and place to case of a new blank duct, when the first recording, some more time (up to two invisions in research to make the disc comparish, with DVD-Video.



D/V/O+#0

Records and glays.



The following disc type can be used for playback only:

DWD-Vision





Only plays 4 it compains DVO-Nideo.





Circle place if it is recorded in Midso mode and has been Ornal Secret.





CD Digital Audio

Too can play digital audio CDA in conventional myle-Consugh a simme system, upon the input on the remote. country author to at passel to you the TV per uping the charaet dusia (CSO).



Super Aveile CD

Officers SACO cace, the CO layer can be placed

(Super) Valen CO

Capending on the nuterial on the disc julinovie, video chips a frame server, etc.) there they may have one on more tracks, and tracks rese have one or more indexes. as rejuded on the end case. To stook above eight and convenient, your recorder less you move between director, and feel waters indicates





Pays P.A. contains Audio CD or MES markets.





The following disc types cannot be used at all, seither for recording nor for playback:

DYD-RAM





DVD Audio





On-screen display information

System menu bar





The system mean bank on the called up by pressing any of the following layouth the remove housest SYSTEM. MENU TIC THE ANGLE SUBTITLE



Wideomen (169) TK ordinay ifowicky part of the eyerem mera, but it certain actives readed Defect a different acreen mode on the 14 to realthe full menu. A warehor of recomber backtions can be conducted wisthe appears resold have You can havegate hermore, the two parts of the option services with the Clieb nations and the Digital carriers key.

Sautono reserva har is ere-

	FART		2897.3
74	Liber preference	41	Sound
1990	Trans.	€ 16	Sing motion
0	Chapteringue	+	Sow motion
25	Audio longage	***	1,001,000,000
	Sabarda berganga	8	"area search
E.h	Acres in		

Sumporary Feedback Field

Zoom



The system many bank coresion a Temporary Feedback. finite with information common in production actions. (dayback rootes, wastable orgins etc.

* 22

E Report &

**

rigie III Nepar Capar

Repeat A to end

No. Company A.S.

San Angle

Child Lorse Dec

(NA) 546c

A Servere

THE Action probables

User preference menu operation

- Proper SYSTEM HEMAL on the represent experted.
 Select TA or the dysterior comes had and press to discount and discou
 - Тва семе рем'ятилсях выез, арреать.
- One that SEO is. We shall right up down corners large to logger through the means, sub-remove and common making.
- ► When a mean men is affected the curror keys (on the remove control) or operate the hern are plantified hair to the hern.
- Press QM to confere and record to the year many.



The following functions can be operated waiths specification that specifications contains

User preference memoicous

IAI Pagade seriage

KE Screen settings.

M. Language rathings


C. Festiva serings


Bernote commof sections

♦: Kacord sectors

homalaries

 Too can navigate between the nemous earth of the compact former tower with the Color September (end the Cophesis contour the Too select an over peech bird (right status) law;





 By pressing SYSTEM PENU Sec system cross, for well disappear from the province.

Status box

The status has so the left hand sake of the acrees displays the business status of secondary according another day type loaded for several seconds.







Disc type loors

DATE OF THE

Man (77) +0

\$ 575. Voto

Si vasaani

Disc status ream

•

est forest

PROPERTY OF THE PROPERTY OF TH

....

Ti har forward

the base reverses

Tener into how

The tenent into bow is located at the bottom left of the atment and is displayed in recolour mode likes. He cording Coroling maps, in closely and a currently extensed input. When the large underbod if shows programme cure



Correct crassed



No synd



Conservation of about

Timer into box

The timer info box is Sociated above the corer into box and it displayed is macrosom mode, it displays the correct material in the timer.

Where a traver is programmed if shows a treer indicators and the coast time on date of the first programmed recording



Tarabil derbit durb trading



Times seems that his hoothest day

When an OTA recording a in progress of disjuicities and some



OTA respecting to progress

When no times is programmed it displays the correct



Carrent time

Mose:

Funet into box and ciner into hos automatically disappear other a few seconds.

Warring box

The working box will be obsolyed near the bottom of the screen when appropriate For instance. **Disc betweet**



TO THE BATTON

Index Picture Screen

The Indian Persons Screen displays an overview of the tides recombined to the day. Each sale is represented by an index person. Need, to the index picture the programme rame devikes, recording mode and recording data of the balance, recording the and the programment that the balance, the programment is not to be a second to be a secon

Errory spaces removed tables or blank space as the end of the dust are also shown as such.


 All resolves in the rate things will be pleasure and bus or return all some. If more tilles are present, and some norigital to those with one 0.5 180 mm, apainted. On the right hand side of the Index Picture Screen, you can see the dar fair. This gives an overview of all table son the sides, so well as any entirely excess. On the dar, so well as any entirely excess. On the dar our entirely excess the dar, so arrown the dar, provider indicates proper our entirely paints on the day, From this point and you are presented playback our recording.

 If you configure college, the first of other wait of a sidemal op compact on a PREVIOUS + NEXT side due pointer will more along.

 From # STOP to reset the day pointer to the tegraling of the day.

 To see the the powder to the end of the beliefs, here F NEXT precise.

 Highest transgram From an Index Pintonia to: the book right west to: a joverturing name, neer mode was a your print this billio saferings more in your under "Burgaing data combine". I the secondaria.



TJ, User preferences

Setting over preferences

Transition set your user preferences for some of the intercolor biological Ches Operation 1. Over preferences, there is security (1).

The tollowing here can be adapted:

(2) Picture settings

TV Shape

What I's States you can adjust the comput of your DVD.


**According to optimally the your I'V screens, You can

 $-2.6 \dot{M}/2$ you have a wide core and the TV set

4.01 Providence a register (4.01) TV per, in this case you can also shoose between:

- Entertion for a vide some of picture with black for all the log and between.

 Port Screet (b) a hill length picture with the coles tribried it is due has Par Sciencese persons their recess, paint; horizontally to keep the main action on the screen.




Black brest shift (NTSC only)

Administration of dynamics to obtain notice contains twice. On the QCD $_{\rm c}$

Video sleft

Excluse withing is a net-dissistive videos will be received toyour commit. One dids withing to adjust the problem of the politice on your TV and by scrolling a to the left is right.



REART Victor


Factory sessing in RGBL Sevent States (YCC) via solver when connecting to an 5-70 S recorder.

€ Sound settings

Digital suspen

Partices senting VM means that book commit and optical compute time removad one and that Golby Digital Multi-channel in led to the outputs to such 1995, and that Golby Digital Multi-channel in led to the outputs to such 1995, and output to somewhat to FCM subject of grant multiple to MCM subject that the control of the Control of MCM subject share Golds Hoodstroet, Book constail and GMC and to the toward to subject to another than toward to FCM. Pyros are not committing to the control with a Cigital Injury, sharing the setting to TM.

Analogue output



Seed States, Surround or 30 Sound Pathory -

COSTRATION.

OPPRATION ::

. Use

/0X1

Surround: Select this setting when using equipment with a Defey harroand fire Lagra decoder. to the petting the ST made charmets Clotte. Digital 1999 C. J. Law downstrated for a Switched compatible 2 charges output.

20 Sound: In a letting without now apparent damatogue. MATRO Option), this option remixes the six the mote of digital correspond (Dulley Oligin). MSCOUNTS at the appealment or appeal, while returning this of the program and conformable. The received the listening association of being membershed by multiple specifiers.

Connected and experient	(Ngiai sai	Analogue out
Anglifer of Transcript decime problem problem	94	\$mm
Angolini or TV with Dolly Seminal w Colly Pro Capi	est.	Secretaria
Anglific with two charles algebra Onces	PCM and	Sans
AN egyptop with that comment denotes About Digital MPCC (175)	43	State in
Yatedone AY solve sat folycomotor	QT .	Samuel

Might Made

Night mode optimizes the dynamics of the sound with ICA visiante phytoschifor has dimensioner explicaenvironments. The day works for Doby Digital audio zen CXO-Video doca.

Language settings.

The preferred language can be adapted on the system. thems but. Also see Nirgin excite? Sellings can be character.

- Playback satisfacting age
- Submittle tanguage
- Mens, long age.
- Courtry period.

Feature settings

Access Control

Action Corarol corasins the following harves: Wild Look - When Child Look is put on, a 4-digit code combined the motormal in contact to play door. James Heart - Allower the contributor presentation of DVD data novalring Parental payel of creations. Charge country. Allows conditional presentation of CND Video deta contributa country information. Change costs . To strange the pin code. See Picces Control.

Adapt dire format

The option is easy projected when a Called W. --DMO+R also reprovided an additionary brand of concertion is liquided. You can adapt the measure possible of 28/2/2013/201

A DVD+RWYR wided discriber has been recorded on a different type or brand of recorder can be placed for may not provide all features commonly applicable to a DMO+RW+9, does not his the progression, has the dur pertings means the title pertings means and ecology if the thicle for write-protected, the darkformaticals beadapted to the own recorder, after which there Apretions are available.

Status box

The mass box displays the context status of the recorder. and the thirt type loaded from "Operation" . This covers display information (1. Foe our periods in Construction) Off & straigs Off.

On a displayed together with the system court particidisplayed temporarily (disappears given one out) when changing the playback or record status. factory perling is 100.

Auto resume

The Auto resume second only applies to pre-recorded. DVO-video and Video CD does only - ect only to the date in the recorder but also to the fast twelvy class you. have played

If Auto resigned is sector Only paytors will start from the point where it was mapped the last time the day. was played.

97 year fecto resource in section Official recorder will 48500 playing from the beginning of a day in the case your can mid-resume when 😙 appears or sprear by ... proming F PLAY Factory seeing in On .

Low power standby


fliow power standay at Onl, the recorder will consume thickness power in country reads. factory terring in Off

Microson

When the recorder is as less power according to de-. We completely the exponential amount of \$200 kinds and be principal through to the CK set on EAT 1.

For Daylor was be Off.

We introduce indicator on the secondary will still light up the



Ohis Report in colo seriable when a l'Apperi Video CD etouched, it glows not to display or reside the FRC Phylade Committee of VCD that See order "Special Will featured" Eactory persognia (Ort)

Finalise disc

The option is only available on unbalance CM3+K docs. See Mangagide modern francis ga OxO+4 das.

(i) Remote Control settings

Key tourd

The recognitive makes a based appeared open every buy Constitut given six resonter on remote control kept Select Off to Orable this spood factors setting in Orl.

Remote control used

If you want to use die remote covered of a Philips DVD. physical relation (NO) trade at the backet regular control service (AD) players inches welling in (AD) contraction.

Sessem information

When you move farmer down to the Nervone Control entings meny the spoken status where we happen Armia in descriptings to gallack.

Record Settings

Record mode

By substituy a recombing mode you define picture quality of recordings and maximum recording time for a fac-

7.4	Action quility	Total recording
ing High Quality	torped drugs beta katologi	\$0 /4 r @ 80
Si Osmolard Bay	240 4.00 240 4.00	tii assaw
SP+ Considerat Physics	para any padani STASS apadan	TIS AVANTO
ož dang Ang	Servicion Servicione di Anni	1606 8 olivated
ge (Exterioded Phys)	Completion is become 1984 in philosophic agrandicity	242 x control
Are Laterated Florin	Will come with	internation

is practice, the EVC recorder pay record a New makes more than solicized, for playback, the correct recording mode with a translated vice selected. The HO mode in reducing the recording we the limb (18 app) For all other sources are SP. SPs. IP SP or IPs

No the record record record model.



- Alter the recording mode with their 2 pathogái.
- Confine with the OK key.
- To end, press SYSTEM MENU.

An alternative was to solve, the received exacts a smallestic in the folious Katore Screen and in country mode.

Passa SELECT

The new record mode appears on the presented. the display



It is med protection to position reposed excedes obering. neracyling.

21 OFFIRM DOM:

Direct record

With the Direct Receive function ow at her NITE and the CHTD set order and rend to planting the channel named addition of the planting the channel named addition of the post relateration will be automatically taken over by the DND responder, in the money at across recording. The only applies for colorabors connected was NUME, which have educated addition which have Establish Espain at 2004.

- · In the record settings room, salest filmed record
- Select OV, If you select OHP, the function will be trefrided off.
- Cookins with OK.
- To end, press SYSTEM MENU

Sat repard:

You can only asset this humatory, when you have a somilise the number, which can eccurric other outplement by a "congruencing functions in this reade your DMD introducts stands research the standard your DMD introducts stands research when the standard research preferance is signal. The stand and end of the necessing is controlled the one of the stand and ended the tentoring in

- In the record senting more, where Satingcond.
- Select the special accion (EXTE) (EXTE) is which the path for recurrent to common test with the right section.
- Continuesch OK.
- Interdia recondada DVD+RW das.
- Prom © STANDSY/ON.
- . When the function is presched on $Se\,I$ appears to the CoCity
- The DVD recorder is now prepared for recording

Encody seeing a QW

Auto chapters

Hadischighted a CM energies to the invited a shapeer marker shapper marker shappering of a new stapeer is conserved during recording. This entailed easy energy that stategy a risk entaining phylosolic, in either case you can manually expert a head on markers alternately. Disk "Newging that company is the stage of th

Tiltar Hode

In long plan or awarded plan recording reads you can adequate the following reads processes the voltage seasons to content and recoverable in the voltage following content and recoverable in the voltage following chart and influence high species or actional and plan recording modes.

The second grant matter plan recording modes.

That they appears to successful the processing modes.

finetallation

Auto, TV Channell Source b.

Toom DND recorder will separate for all TWo bases in Rationals distance in the suppose of they are found. See historiation - Faul time Setup's

Microsc.

All charmed appears to the will be account.

Fortese TV

With Foliow TV you can programme the same channel instance on the DMT reporter as on the TV test. This only intentions if the recorder usons that I'v test and fine TV set are committed with a school rabbit, Additional highlighest assessed to bashed EMT2 must be penticated at



- Press Off.
- If the DFD incorder incorpance start the TV yet.
 has been convenient early a scalar value, (5) (5).
 appears so the daptag.



- Where """ incompanies from the second presence on the display, the TV stackness star and seculous about amountable or the case read thereous TV incomision search?
- Select programme resolver Thom the TW set.
- Confirm with CM, and the response common set the ONO reconstant.
 - ► The DWD records compares the DW charwel on the TW set and the DWD records of the charmes much discharge a storag at TWE.
- Wait 2007 This speeds and represent the previous two maps for completions the first I and the rest of the Change and page 100 days.
- To wist greek SYSTEM HENU

Harrist TV charged worth

Providen performs a rearch as select and economic Nichard where is the ONO resolution is consected via Early task, this house as each available.

- Press SYSTEH HENU.
- Select Tradadation:
- Select Manual search;
- In the time. Owner-eithing retent the display ker, freq. Areamony Of stance.

S-OH impedial charges

- If your known then because or entermed oil the distinct I in themself, you can write then there in lone. I have the themself with the digit length that it is but if you show it known that heritancy on channel of the Till (howelf of your sholds, press to right a wrest) to start phases!
- In the line Programmo dumber select the programme member you went, galage (London Jul) and to make Jos digit langua. 8.4.
- If you want to charge the TV connect come great the Digital parameters in TV comment minute.
- Salest the character you ware to charge with the Million to the control for Progress control for
- Charge the chiracter with the Sidown purpose on A tap dataset her.
- Press OM 15 Codars

Phin DAD texturides size texture hill bound signature in 1460AM Sterior Picture, Parameter in 260AM Sterior Picture very discount of texture in 150AM.

Only to 160AM the epidologic poor fair quality of NACAM.

• In the line #100MT select Out on OHT with the rd likely consist year.
If you want to consign the consist has, I've trained pathing, reliect the time "fine buring, of with the rd likely consist the time "fine buring," With the rd likely consists of the likely consists a single behaviorable of the challenge energy.

Ampointment: I be the counting to design exceeding and counts of numeral counts are as when serious appears on your EV concern where using a table. IV systems.

- Press QN to more the TV chance.
- Towns comp SYSTEM MENU.

Connecting a decoder:

- Switch on the TV (as and lefest the programme resident for the DVO recorder.
- Select the TV programme you with so the wish the decoder foreign with CH+ or CH+.
- **◆** Free SYSTEM HENU
- Select hexadelon
- Select Manual swarth
- Switch Decoder
- Select On with 4 detricance per 5 legger aurons.
- Continues to OK.
- ► 1800000 approved on the above • To make prove \$45160 member

- ScrtiClear TV charmels craineally


 # Him DVD rescender is non-necessities can BV set
 with Emplime on a parties operation, manyal seed,
 Lanual De-moneilest, its all althrit charms give cars
 sensor.
- . Free SYSTEM MENU.
- · Selection in Postal Horn
- · Select the See Sort TV chargeds:



- Subject other TM schemist as which you, want to allow any
 a programmer washer coursing with PMI 1 with the
 color facilities or 10 James current key and press the
 To (sight current) byte.
- Select the desired position with its or 10 sup downstantion.
- ◆ To store overs Osc.
- If you want to delete a channel from the programme fits press CLEAR when you have selected the channel.
- · Palent, pres SYSTEM MENU.

Time Date


To adjust Them, Warr, Moreth and Owler wide the sign keep 0-0, Switch between helics with the 9.6 Olivers up currons keeps.



Recording

Before you start recording

Recordings on a DVO disclare collect hides . Deep hide acceptable of one or more structures.



For more aformation about how to go to other sides or obspace are "Poptack", general features.

Витероприять:

Becordings on a DVD+RW due are narmally started from the position of the so-called due gainter, i.e. the point where the last recenting was stooged. From there on runfar recordings may be overwisten without notice, unless the disc is write protected in this respect your DVD recorder behaves just like a Video Casacite Recorder.

you want to make a recording without the risk of overwriting earlier recordings use the sale Record Function (see Planus) Recording - Sale Records


To this crotice filtrams formers you can restact this police where you want to start your restricting. Ever the Polyfilmers up octoing and on REMERSE for FORWARD follows from one one the survival forestory are the start as well as the property forestory are the start former.

Four DAC recorder weaps decide the dual that $\rho(\omega)$ have constant

- When a CYOPAWY Biddle is securated an which recordings have been made, the Leden Fourse School Showe on a con TV pressor.
- If the inserted due is a completely energy recordable size, the remarge 30000 to 2000 appears are the choice.
- P the inverse of due is a DVID-RW dies with a content that is not DVID-RW consumption ring, a chief diet die to the DVID-R due a consumition ring, a chief diet diet a chief pour it where with the public a for example of the chief. You can only record any that this diet after example with the RECORD here.

Alterna

- On a disc communing (A) recordings in AFSC recordings can be made and non-recording an empty disc, edges upper of examples are by trans.
- We manking our be made from account Years AU, or THERE was as



A that the hold class of states including evening strong. When other manipuls is reached the conaction message. The Children Media managers, it accounts want to reak a name towarding. You have no erase to the first mediate as a name time. Does Managing the Confection.

Manual recording

Checking input

Normally, the OND recorder deploys the contents of the day on a research

- Private PACHETOR in unitide incomment to the intercol trainer, our whichever of their notation is unfertient, if you want to a check the ispose before that top in recording. — One the TM screens pays will see the actual planer could be that you will get if you incomed the water has been encoded and decoded agen. This is why you will see a chelge of about 1.5 seconds whereous ng a lifer source such as cheepers.
- In monitor mode you can choose programms removes directly with the digit kept \$-5 or the member control.
- Period SELECT reportedly to principle decised encodersals.
- Free HONITOR spaces to be a consequence.

Recording

- Intertial secondative CNO+RNN as ENVIOLED due.
- Normally, the CMD recorder displays the contents, of the disc on the screen.
- The the **Propertion** between the manths correctly selected Thickness.
- LIE CHANNEL & OF CHANNER TO SEE THE PROPRIET OF CAPE CHE SON THE REPORT DESIRED TO SHOOT THE PROPRIETE IS DURING FOR PROPRIET HOW IN TIME WHICH YOUR WIST TO TROUBE.
 - When a Thicken and Consent by a physical region.
 White the characters the degree



The following properties in additions are provided for maconding from expenses, according

ZXIII : I'V est vis power i rocket.

 $\mathcal{L}SD$; for recording from subseries sources we

X #81 (100,495 Z #81 (100,495

ZXIVII : rear CXIII

CAM In Front Stades (MC) SCAM In Front Modes (CMR)

SMIT Feet OV

- Provo RECORD (on the reporter) or RECODIN (on the remain spectral)
 - IF RECORD & Consent of the Angley
- The data box is thown or the screen for a five seconds.



- Lo for me back the mates from during monorthing press SYSTEM MENU Pressing SYSTEM MENU WYstone will remove the status fore again.
- From I PAUSE to prove recording. The care
 contract renording by pressing EPAUSE code inside.
 The DVD recorder will make a segment connection.
- Press # 5FQ# to soon recording Plyon are reporting from a currenteder watch the eables output of the DED recorder or the TM - metalt or on careland where the debricker He eight framewall in the

- The books Picture Screen is applied.
- ▶ 490.00 3000 St. a showe on the display.
- After a theory recepting on a new CND 10W due, a few recount will be needed to complete the business of the class.

Sale Recording

When you start restricting on a DVD-RW due, by briefly present the RECORD or RECOTH key, a recording on EdD-RW will be result from the current over tion of the day pointer. To present the day the following

- Head the RECORD New Jons the percorder on RECORTH large something records constroll press for alread two sentrals, and PME 102 TOTAL approprition the display.
- The recorder accorrationly beam to the end of the fact of the on-the risk and starts recording

➤ If no Free space, is left. The display will above THE Co. Selections do not provide their. Bertordings on DND+R was always automassably resolvable to the plant time on the plant.

Office Record

With Direct Record you can exert recording transciously from the programms selected on the EV set.

- Pulsa and Direct record is construct Onc.
 - (See record settings)
- On the CV and assect the programme mander you want make the recording from.
- Pales sure the DVD recorder is awarded to
 the site.
- Press RECORD (see the recorder) or RECPOTR
 (20 disc record control)

Moses .

Elem I series I consider group given me number on goas. IV inc.
metal the 12 To lock the allaphay of poor DSRI excepter
disappears. This can stake up to one serious.
 Million 2 To lock the up to one serious.

 When TOUR I represent on the display, the program was rearriver credit and be found. The DVD recenture evincines off constraints only.

If your healthest ters can connected into an ambalan?
 recents to your EFD recenter the island will be delived reduced to the 1P place when recasting about four the TV are

For on one the Check Record in partitioning with Safe Record

Hansal audio costrol

You can control the lastic exchanglewis of your DATS recorded transmits.

- In respinor made, press AUTO#HAN REC
- YOUUPSE OF the CIVID resources.
- The display will place the countries and in board and manuals, appears



№ иссонима


EN 1

Adjust the recording leads wide PARMIAL A or Toolthe DVD recorder, so that the DVB such lights as downing the healest parts of the recording.

 You can exercit back to a scoretist audio beach covered by present AUTOHAN REC VOLUME speci.
 I be diplay will above the content does possibler and manual discounts.

Nonthere IN agest is referred, excessed military operation discharge.

Recording with automatic switch-off (OTR One-Youch Recording)



- Exercisive conductor DND+RNV ex DND+R due
- Doe CHANNEL a or CHANNEL wice she recorded or CH+. CH+ por the remote control of select the programme number (programme swine) income which yearwish to may only.
- Presidence to the recorded or NECKOTA

 TO SER MENTE DOWNERS WAS A
 - ➤ A recording will be made of 30 minutes.
 - 3º The recained end time of the recording is showe in the time from row or some. The remaining recording term is often on the physics.



- From RECORD or RECOTH spin to could be \$5 month for record.
- Shortly after pressing MEC/OTA, OTR can be consided by pressing CLEAR

Timer programming

The CPD recorder reads the belowing intermedian for them programmed the control of

- The date on which the recording a to be made;
- the charmet
- the part and stop firm of the recording
- WENCE OF BY OR
- The reconcing trade

The Cold recorded records of the intermedian connections

Now to London that Traces and in grandom of the six

When you have programmed the three, a red line on the data tax [and on the display and on the findex. Bitsue Recent judicials what pair of the data well be commented by the programmed recording from the commented data posterior-jon ERD rBW) or after the last table loss DEPSH.

When all come blocks are to the options since programming and MIDECS Flash spraws consider the six consideration of the Province of the Provin

What is NESSTED OF

March "WithFIRST, you TV persion connects the baseling many and two hoppings for the programming and two hoppings for the programming the momentum for momentum processing. He was wream his one of momentum processing the momentum that is considered to the momentum to the constitution could diff as and eight home wream. It as I've formation from the could diff as and eight home wream. Such that the programming for the same and the formation for the formation of the same and the formation of the f

Tenner programming with the VIDEO Prush system




A Photodo number is a number of up to nice digital promoted in the country by a decrease to the country sew of a TV programme.

At the intermedian regional for programming is exceeded in the Physics is a refer.

 Kerest WILD Planse regulation with in paper waters or interference sparses;



• From Clingbecomers




- Enter the maker Physicode worder our to race agost private a your TV guide read to the card case of a TV programme if you readed missake, you can corner in each CEAH.
- Confirm with CKLA
- Condens with ON.
 If the MDECE Place is specimal down and incregingly the TV shallows, the creating in the owner arrives. Nature of the Arrive district and services on a reveals. Nature

prospections studies will speak on screen. Select the required programme custons spring arose cases with 100 limit right current on the dige. Sept. 8-9 and cycline with 406.



- ► Doctors will appear on the Twistreen.
- · Press > right surrest.
- The SELECT receiver the programming sep at the join weekly internals. Sents Philip's for recording at the jointernals from Phindays no Privates inclusion. Sent an individual day of the week for recording at workly informats and the parameter of the week.
- Krejsy 2 Staffel (cars) (4).
- Like SELECT to switch VPSPDC on or off
 When VPSPDC is switched on, the participe is matched with an assentia.
- ♦ Prem 3 (mg/m parson).
- . One SELECT to refer the ownering in the



- Cooken with OK.
- I me data has been morned in a timen block.
- Times
- Make one that you inserted a recordable doc.
 X you control a write crostocled doc recording.
- Switch of will © STANDSTON.

Times programming without the VIDEO PLUS+ system




- ◆ free TIMER on the remove portrol.
- Select Tates programming with A paper service or Clidown service;



- Freez 2 (highe comor).
- Enter the date with 2 lay concertor Videwa Supply, or with the digit keys 4-4

- If descript a select incoming as daily on manage a femous to the field. Later was SERFOT General Ploate to exceeding to the state books thought po to Evidage and ladder Select on inclinated day of the woods for recording as wandy insurance on their series day of the woods.
- From P. (right corner).
- Extendible programme confidentions which you want to record if you want to record these we entermationers, relief Brill, EXTE, EXTE, EXTE, CONT., CONT, or CONT, with 107 by their control.
- Press 2: (right business).
- Enter the Sart Some with 5% days drawn exercise as the days here 4.8
- After anoming the Start time, are SELECT to resent VERTEX as or off. Wasternoon TV starture the VESTEX time in always the same anothe start time.
- > When VPGPDC is sweethed on the standard in the continuous. Outlied with an appendix
- Press In (right purpor).
- Extend the End time with AV (as down company or the digit keys #+#.
- One SELECT to charge the recording reads:
- K you make a mataine, you can go back with it part rangers.



- · Confirm with OK
- . I he data has been elered in a dinner block.
- Talledo, pres TIMER.
 - > Place are that plus hospital is due without were prometted. If you meeted a write prometted (bucked) due, recording will be reloyed.
- * SARES OF ARE C STANDBY ON

Programming with 'NexTVew Unk'

This DVD recorder or appiped with the function. Pérof Years Let', if your relevation is this eau apped with destination, you can mark. If programmes on the obtainable for programmes of Terris TV integrals will destinate the programme and Terris TV integrals will destinate the programme will destinate the processor. If you shear the marking of the TV programme on the televation, the corresponding times block on the DVD recorder will also be cleared. For record of the TV programmes of the televation, the corresponding times block on the DVD recorder will also be cleared. For record of the televation is sense of the point TV per TV programmes of the televation of the best televations.

If a timer setting is incorrect

The following marriage our fields of supplying as four tensor arms.

Collegen

recording programme averlaps with another recording programme

Solutions

- Ignore by present TIMES. The progressive with the earther than the will be recorded tour phresty before the later progressive dates.
- Colo che or boto ravers.
- Description of the recording programmer.

State that programme number

The WEGO Floor option that has recognized as TV character.

Solutions

- Select the recorded programme ramber (programme rame) with 31 cm2 (feet eight param).
- Confirm with Ow.

PlanCade careties weare

Tour expend un incorrect Publicial marries or diseconomic data.

Sections

· Report the entry or end by pressing TIMER.

Westered programming in not possible.

Daw was incorrectly account. Gally programming carting be asked for shelleddings to the bands brown bloodupt. to Fridays including.

Morropry full

The maximum excitor of recording programmes a condi-Solutions


Deliver new of the recording programmer.

How to theck or after a timer block

- Preco TIMER on the remote appropri-
- Beleas Town list with Clark Address up currous



· Press D of the concess



- Select the timer block positives to shoot or after with 2 or 15 littles up consor).
- · Press > [regist carrows]
- Select what you want to check or above with day in select right curring;
- After data with Microsidows up conscriper with the data level \$-\$.
- · Continue with OR
- To each press TIMER.
- Switch of by possing () STANDATION

How to clear a timer block



- Fram TIMER on the remove common.
- Select Timer fort with Month (down as express).
- · Freign Schrift annight.
- Select the hover block you want to coor with V or A blown up reserve.
- Free CLEAR.
- · Confirm with QK
- · Switch of by pressing TimeEn.

Playback

Playing a DVD+RW or DVD+R disc





- Insurr a DND+WW or DND+R-dvar.
 If the inserted disc is write-protected, playback starts accessationly offerwise the insex Potice. Screen appears.
- # From P.PLAY.
 - ➤ Physical states automatically from the point whereif was stopped the lost lines the bloc was plant on monetal. If you want to stand playback from the lost paying of the class, you also do do not the bodies focus to be playing of the class. You also do do not the bodies focus of the class force in the way black focus in a new black does the classicy will stop to \$1.00 ft. \$10.00.
- To stop playback at any time, press = STOP.
 You recommend the locks Addise Science.

Playing a pre-recorded DVD-Video disc



Some DVD data are produced in a way that requires about to operation on allows only brided coveration owning playtack. In these cases the respected may not respond to alloperating commands. When this occurs plays refer to the restrictions in the desirable Whee a 1.4 ingress on the TV screens the operations, but permitted by the respondence or the data.

- Insum a pre-recorded DeD-Video disc, Plake some the lates is facing up if the disc is two carest, since knot the lates of the late; pure want to pay is facing an.
- De Witten (Indicatification) in text to nOt's jame flater Producerous j playback, extent a processor of gifteen the point, where it, was adopted the feet from the close may played.
- When indumentally a set to DH, the site will play from the start of the site. You see however, resume play born the point se which you accepted, the list term the site, was played. By pressing
- PLAT with To agree the screen
- In The contents playing the anticluspes conduct are displayed on the contribe display. The algorithm is also as your

36.00.


• EVEL receives to be retempted on different stress on different regions of the world, off biggers have regions under a mill discretization and special regions of the mill of the line blank as a polytoid region of the line blank as an id-off different region scale to your received region will see the region cache matter to the discretization on the convert. The discretifies a play, and though the ambients.



. The region code is stated an addat on the both ode of poor recenter.

Regional coding a not appeal after for recording DED tools.

- This class may have provide privation as their broke a straight for the school form a straight for the school form as the school for the appropriate parameter happy from the school for the school fo



None

Dang blocked you can depay and other for even by a war of DISC MENU

Playing a (Super) Video CD disc



- 🏓 Harris (Super) Mores CO.
 - ► Where (RECOMMENT IS not to 'On I see "Jose forthermores") (Napharin stands an invasivally force clap plotte where is well scopped other out time the disc was board.
 - The disc may make pop to polact as hore from a trans. If the solutions are mandemor, press the appropriate nometrical key 0.0
- To stop key at any tree, press STOP
 - The debat screen will appear.

General features








\$3.0 gg.

The first of a field and service, all columnities of experience and because an area of control convention. As a medium of operations cone office and a control of the contr

Moving to another title/track

When a day has more than one take or thack you can shown its leading take as his work.




- · Press Y.C.
- Free F NEXT during pay to emp forward to the
- Freez 4 PREVIOUS during play to recent the the beginning of the common calls. Rapidly press 4 PREVIOUS (wide to step) thank to the president.
- To go diverbe to any title or track, exten the title number oring the numerical keys 0.9

Nove:

. A the number has easily their one digit press the days in the discountries.

. If the lightest times for it out some time and the Trajet



Moving to assother chapterlinder

Where a tide can a plus has recreating one chapter on a track has none than one index, you can have to anyther managing as Michell.


- Freis * MEXT chang play for solder the local
 Harden Solder
- Freez #PREVIOUS during play on neture to the beginning of the current chapters index Bapidly press #PREVIOUS twos to step back to the previous that when foreign.
- To get directly on any chapter or holes, ander the that the color is notice to a be directly for matter all length

Sån som

. If the marker has many transmit digit, passe the tige or solved successions

. If the system energy data is an inverse in also have the \hat{G}_{ij} and it belows

Slow Motion




- Select 14 (Side morion) in the system means but.
- Liberate Mijdowa partice; key to wreen the slowmotion manual.
 - ➤ The respector will now go also pause cooks.



- Use the CDD Set right carbon plays to select the recorded operation 1.2 4.2 1.24 cm (1.31) (become right 1.85, 1.40, 1.2 cm 1.15 cm model)
- · Select 1 to play at owned open again.
- . THE PAUSE a present the speed with the selection C.
- Free PLAYes eas slow restor mode.
- Press A (up samer) to delete the slow modes menu.
 You can also select 20% Project specify by using the
- * SLOW key on the remain control

Still Picture and Step Frame




- Select * 2 (picture to picture) in the appropriations.
- Doe the Digdown current key to enser the picture. be pictors mens.
- * The recorder will repair go belong paying march.



- Use CD (with right curron) keys to select previous. or near parture.
- From ▶ PLAY to were placers by placers mode.
- · Press A transcended to each the procure by picture

You have note they forward by using the II PALISE executed on the execute coated

Search



- Swied ➡ (flat poster) in the system mercitar.
- Use the Vijdown cursor (keys to enser the funmoscon ment



- Use the NO Best casts corport been no palacities. required speed [32], 25 or 4 dockwards 4. 3 : 32 derwardt.
- Select T to piny at accept appeal again.
- Press ► PLAY to each feat reconcernous
- Press 5 has consent to delece the fact exists measure To search forward or backward strongs different speeck. YOU CONTROL OF HEVERSE OF BE FORWARD

Repeat



DWO Dises a Repeat chapterstitle/dise

- To report the currently playing the part, press
- To repeat the correctly playing title, press HEPEAT 8 88000000 Historia
 - · * www.
- To report the grains size, gress REPEAT a start; 13.7766

 - P Appending to a serious
- És cob repeix mode, press HEFEAT a locaré desc.

Video Cibs: Repeat track/duc

- To repeat the correctly playing track power
 - MEPEAT
- NAME OF THE PARTY OF THE PARTY.
- ◆ To repositive orders too press REPEAT a second
- ► To appear be above.
- To not repeat mode, press REPEAT a thank there.

Repeat A-B



To repeat or long a sequence or a little.

- Free REPEAT A.R. at your charge starting power
 - ▶ 1. \$ i assesse consess.
- three REPEAT A-B spile at your chosen and gajarwit,
 - $\mathbb{R}^{2|\mathbb{R}^{2}}$, replain appears on screen, and the repeak personal expension for a real.
- ♦ To soot the displaces, press REFEAT A-8.

Scan



Plans the first 10 seconds of each chaptering box on the desi

- ♣ Freed SCAM
- To continue play at equir choice obscinct educapress SCAN again or press F. PLAY.

Tirre search


The Time Scar-Informion allows you to your paying at are throsen tone marry.

- Select # (Time Search) in the system menu bar.
- Evens V. (down curror).
 - I has recorded will now policeopy and mode.
 - ► A little only has appropriate the project chawing. the elegant playing line of the covered and



- · Con the circliners 0.4 to easter the required start three forms board, swinders and seconds to the boa. Frank have an investor town makered, the west Egypta well for Edgith globals.
- Freez QX to configurate dust time. ➤ The tion way box will chappen and she came from the exiscised time position.

Zoom



The Zoom barbon allows you to enlarge the order image and to partitingly the enlarged image.

- Select . ZOOH the movement bar.
- Press M. A topower as purpose to software the Zorore. function and select the required goom factor; 1,53. 66 3 At 4
 - The recorder will go into passe mode.
 - ➤ The resided approximation appears below the Zecondate and a great research to and Press OK to per appears below the system menuitor.



- > The parties will change account again
- Fresk ON to cook my the pelacyce.
- The pareing local appear on the acreer. Class Biddwin up right lith carrier; and OK.
- Decide 2.5 4 (down up signs left concest have.) In part all over the preserve
- When QR is present any the goodless particle will be shown on the coreen.
- Eyou with to recent as any members, press. C. ZOOH and select the registed about before as discreted door
- Press ► PSAY to wan assess reside.

Special DVD+RW/+R features

Recording date and time

If a recording was made from a digital classic order using the ALPAK DV input, the original recording date and time are automatically stored as (CVI) supposes.

- ◆ from _ SUBTITLE to dealer the recording date brief face
 - > The recording date and three are displayed in the right indiction example of the project,




Special DVD-Video features

Menus on the disc

For this and copper, associating ascent may be not seen

The CVIV's menu feature silices you to make selections from their means from the appropriate remarkable to to another 2.5.5 Officers of right left corner, large to highlight year rejection, and press OM.

Title measur



- Press DISC MENU
 - IF If the purrous take had a mercy this access on the acrees. If no mers, is present in the title, the this twee will be displayed.
- ◆ The menalized but conversionality, spoken language. and subtile options, and displays for the trig.
- . To each the little money press, DASC MERKU season

Most DND discribe not have represent ductional pile resear.

Oise reserve




HarDAD Video duchos propriete dos portrales persos year the congite to the durings, as his own

- From T/C to know by DRSC HENU.
 - * IN SECTION AND A CONTINUE
- . To remove the disc mens, gress DISC HENU

Camera Angle

This discounties required recording from different corners angles, the angle box appears, showing the marriage of condition argine, and the angle being shown. The continuous properties common angle if you wish





- Use the Mini keys to select the required angle on the
- To go to ma with devilly extend the legal exerting using the same raid beyon. O. V.
 - Absolute a late that the price of angle. The larger box remains displayed and mais pleangles are no longer available.

Changing the audio language



- Delete I And of in the system menusion.
- Press: AUDIO or Schappen account.
- repeatedly to map through the different languages.
- You (we enter the required language consider consider) using the numerical keys 0-9.



Substitles




- Select: (Substitution the system many bar-
- ◆ Free SUBTIFUE or 7 / appears agreement repeatedly to preprincipalitie defended supplies, or Pour prior a la dodesa off
- You can write the required tablibe market directly. using the number of keys \$-\$.



Special VCD features

Playback Control (PBC)



- Make none PEC is awarded On See Ther.
- Preferences features pettings' Lowd a (Superi Moke) CD with PSC and order FFLAY.
 - ➤ The PSC mana appears on screen
- · Collingo the remarkable be keys intrated to the IV screen and your chosen passage mans to play. B's PAC meny compute of a lot of titles, you can en heck is stable if irreactly.
- Experience of the consensation range (0.4).
- fixes RETURN to go back to the previous oversa.

Playing an audio CD

- · Report the disc.
- > After had agine disc, photock durin automotivally.
- In Pitter TV sec is on the Auto-CD screen appears.
- > 10 of agriculture common track remainer and its about physic two set to those as the girose and the reporter display.



● To some play at any time, group # STOP. ➤ The market of traces and the count purpose three. will be thown on the largest and the recorder. display.

Pause



- Freed II PAUSE discreption.
- To record to play, press ➤ PLAY.

Search



- To very birmards as beginning through the disc of the terral speed, press or REVERSE or or FORWARD.
- > Search beging.
- To arep us to be recreated appeal, press ** REVENSE
 ** FORWARD again.
- ➤ Search gover to the speed, and the search is reused.

 To remote to the control speed, press +4 PEVERSE or → FORWARD again.
- To excite selecto press * PLAYor * STOP as desired.

Having to another track



- Potos NEXT during play to stop forward to the swell took
- Press PREVIOUS during play to return to the Registery of the current track. Rapidly press.
 PREVIOUS twice to step back to the previous track.
- To go detaily to any track, water the track aparture value that transmittal keep &*



Repeat track/disc



- ► Septembly tracks a service or corese
- Its report the write size, press REFEAT a second dire.
- Sepect declaration of the second
- To said oppose model proce HEPFAT's third tyre

Repeat A-B



To repeat or loop a sequence.

- Prima REPEAT A-B at your choice matting point:
 PRIME 0 appears to screen.
- from REPEAT A-B space or year channels.
- Sequent A Bia powers as the display, and the repeat respects to pay.
- To see the sequence, press REPKAT A-B again.

Stem



Make the Royal NO seasonds of each track on the day.

- ₱ Press SCAN
- To continue plus at a continue or track, press \$CAN
 again or press > PLAY

Playing an MP3 disc

The DVD Recorder can play MVI CDs star compay with the DVD recording a position of

- file restory: SDNAC
- · Maximum Statementers
- Macroso 4 week of second director ex
- Moderner Statemen

if improving our adde for either motiviting, 32, and 56, 128, 172, and 255 from and distributing repeat of 52 forth, 443 forth and 49 forth, 615 could respire that in very the feet increases will be played.

The following formage are not supported.

- First with assumptions "WMALTAASS, "SSE", "MISS.
 First
- Chicago filosopami
- Disca of which the persons is not crossed.
- Cores recorded with the UCF De sympos.

Observables MSO likes from the between the object of engineer about the property of the object.

Sauce Commi	sio franc		Augustan and range → F4 CD cares	Looners
		2.5	. 200	e er som er godense sekense
			•	, 100 j. 200
~y.222.4	7.75		•	
			2.5	subject to find a constant

: No Acre

For may experience on accordance "skip" while threshop to work MVI (by).

The day reading time may exceed 12 accords give to the days marker of large complete over one day. As complete we will be \$1000, the days to appear a count of the \$1000.


white placing NPD data.

There is the recording nature of Digital Audia NPD (Dahl), only Digital Audia residence will place.

Play

- Francis she disc.
 - * After bedrag the day, payment states
 - # 2755753EK SEY

If the TM and he has the MPD acrees appears.
During play, the purries, above and crasic runders and he aliquest playing from well be altered positions on come across and the reconstant display. On screen along the charter of the situate, the standard the artist are shines.



To scop play at any time, press # STOP.
 Pre-president of albums will be prown on the screen and the recorder display.

Pause



- Free IPAUSE during this
- To recome to ship, press ▶ PLAY,

Moving to another albums'track



- Reply made and the control has 0-7 to relect a case in the remark in page 0-7 to relect a case in the remark in page 10-7.
- It may move you may use the numerical keys 0.9 to tribut a specific idlant.
- To delete apprive abure while in play roods presented.
 THE to delete dow. These are the systems mean abure to can care the content of the care to another bloom exercises.
 The care to be a deleted and the manufally are to the care to be a deleted and the manufally are to the care to be a deleted.

Repeat Album/Track/Disc



- To repost a track, press REPEAT.
- Republik trände appears on the orrese.
- To paper we give your BIPEAT a record town.
- Pepped Aller approximately sines.
 To repeat the easts data press NEPLAT a dend
- ► Period the second of a con-
- To eak REPEAT mode, press REPEAT a board
- ➤ Report off agrees on the server.

Access control

Child Lock (DVD and VCD)


When activating Child book, rady discreting are autoposed. can be played without NN code.

The recorder memory maintains a list of 90 actionized. CORd rate's discussion. A disc will be placed to secure. when they divine in solution in the Child product dialog. Exchange Child sale due a player a writte placed on top of the lat. When the lat is full and a new disc is added the least recently used will be removed from the lat-


Activating/deactivating the child lock



 Select Access control in the features read using 775 Moves to coreon) and press to inghi surson).



- Error a 4-digit FN code of your own choice using the digit know \$-9.
- Extend the code a previous time.
- However Child bode using the (down as corner).
- Move to 27 () many two 5 (right memor) say.




- Select Fining Vicilities an enemies.
- Press Office of path persons to conference of press. SYSTEM HENU TO SEE THE SEE
- ► Now constronsed discovide non-barginged count. the 4-digit code is ensured.
- Defect into deacthers the Child Lock.

Reconference of the 4 digit RN code is serviced where The code is expected for the part for the deep parties. The code is changed post Changing the #-digit code?: The code is considered free Throughly the 4-digit testeds: Book Cody (such and Remodel Control are smallered CV and Fire Code is Anguing that

Authorizing discs when Child Lock is activated

- · Inspect than the
- ➤ The "Chart protect" stolog will appear. You will be asked to error your secret code for Play title? or They always: Type refers Play units, the day can be played to long as a minimum recorder and the recorder to in the Composition If you select Play. MMOVE the fac will become Child safe. fauthor sect and can sixture be played even if the Child look is out to NY.



Double 1844 DVD door may have a different \$0 for each with a first consider the remarkable than their than 1, built yearly by youth gittle from the be withoused

Make where KSD discress here a different little was values. In order to receive the rangeless see Child cold, work volume has to be outlier part.


Securing discs

- Issuer de dac
 - ➤ Place of correct appropriate.
- ♦ Free # STOP while (in youther)
- ► To will appear and the place is now become be a reour Charles are respect


Parental Level (DVD-Video only)

Moves on the recorded OVO data may contain scenes. one suitable for children. Therefore data train contain "Parkets! Commo" eformation which applies to the complete clar or to cortain scenes, on the clar. These secretary are rapid broom title 3 and absorbation, more violable scenes are available to the doc. Ratings are country dependent The Parental Country Segure shows You to prevent class from being played by your children. or to have pertain close played with sinemative equival.

Activating/Deactivating Parental Control



- Select Access control is the remove meny garg. A lidowe so current and price 3 (hate purport
- Either poor hid git. Pit's code using the day, beyond. #. if were carry error the rode a second time.
- Howe on Parental level using No (cover up research).
- Move to the Value Adjustment, far using 5 impha.




 Use the 20 is the windpropried began on the remember here 0.4 on the remove course to palent a rating from the filter the disciplinated. Andrew State broad on North

Percentil Coldest is not admined. The cloc will be proved.


Accept the Addition of Material Control and Control an The thic contains items for exhabit for this free if you art and against the recorder all places with the same. cating on hower will be obtained higher cared screens will not be played a few an absenceive in sociable on the disc. The site matter matters much have the agency rating on a tower one if he in lightly attenuative a found play will Atop and the 4 digit code has to be expense.

 From OR or Nijeth currons to positive and press. SYSTEM MENU again to see the own.

Country



- Select Pictures control in the Parameters in aging. Idowy spicorconi sod pred 3 inglet parami.
- Inter the four sign PINI code.
- More to Change bounds y using the sown content.
- Frem 2 Shight consort.




- Select a country raing T > 50 was apparent;
- These ON on Sight currents professional press. SYSTEM MENU ASSESSMENT


41 ACCESS CONTROL

ACCESS CONTROL 4:

Changing the 4-digit code



- Select Access control in the Newtonia many gaing. 97. (down up cursor) and press to jugge cursor).
- Enter the cold code. Move to Change rade using Captains concern.



- · Press D. (right cursors)
- · Enter the new Adapt PSM rods.
- Enter the code a second time and recording with QR.
- Press SYSTEM HENU (2) (201 (30) Press

If you forgot your code, provide \$500P four times while as the screen county AVI and has and eat was O.K. Access special a new switched off flow one then were a peer code condensations above


Managing disc content

Title settings

For each table on a DVD+RW on DVD+R doc the default servings can be changed to your personal. constance of a state of the participal reserve.

Changing the title name

- In the Index Fature Screen, select the required side. with 140, lateway so purposit.
- Press > Ingel (server) to enter the little servings means.



- · Press or material survivals
- Enter the new range A range rasy contains. reservor of 64 characters.
- Use 40: this representation for the problem of the inharacters. Use VIA library op correct to pharps
- Live STLECT to regule between expensioned rower. dates characters.
- ◆ Now CALEARI to ensure a character.
- · Confirming property OK.

Play toll timbe

- for the findax Picture Screen, select the required side. - with 170, library as parace).
- Press > (right scarce) to make the tile sellings where:
- · Seed Play tol like

When this desired is selected the type will be played in fall. Each olog hidden chapters, Follow the Instructions on the street. (See 'thoroging disc content - fortite Scene -Selection's

Erasing a title

Foother shady where a side or OVOPKW by recording over #, but if you want to wrote the whole tile instantly. do the following

- to the ladex Patrice Screen, select the required bote. with Vinadowa up paraba).
- Proce > tright surport to wron the tria percept menu.
- Seiver Brase tills dder
 - The recognition will completely ensure this. title. Press CK to continue a diame.


- · Free OR to confern
 - Environg title: 1 k diamen until 5 m action a. associated.
 - > After the this has been around the index Poture. Screen will show as empty space instead, if there ways are account agreed in from all on habland day of the Their those are conduced but to an engite time a Insternaces of less then are minute will bot be

On OVD 43, this can also be engred but the appeal cocopied carrot be cood arymore. During Emphastical expositation are removed from the Index. Particle Screen

Disc Info Screen

- Value on the large Potuse Sovers, press # STOP.
- ➤ You are oose on Take 1.
- Freez o las carrers.
- ➤ You arear the Obc Into Screen.
- · Fresh Wildows comparing and the Declar's Server.

The Disc lefe Screen contains the following indoorrouge looks




Disc Settings

For each DAO+RW or DAD+R disc the sertings can be differential for your previous) preference of the disc solitops

 In the Discleto Screen press 2 Trigger current. In You will now price the Visc actings many.

Changing the Disc Name

· In the One left Screen group 2: Fight current, In You will now water the this settings many



- · Press in projet currous
- Enter the time name A name may contain a. residence of Michaelers.
- One SID their right compart for the greation of the phyracters, the 175, (down up consoving change) chiracters.
- Our SELECT to toggle between cigitus and lower icase characters.
- . Use CAEAR to error a character.
- · Continuity proming OK

Protection of recordings

- · In the Operato Screen provide trigin express.
- > You will now more the this settings own.
- Switch Protection and press > popularizate). Select Projectors was a Continue of Continue of the Continue of t
- Freez OM contra remains control to confine.
- > No father charges can be made to the disc. It will also disable those to be the considering a particular as well as the complete edit ment.
- In factors withing in only provides after receiving the Protected actions to Unprotected again.

Erasing a doc.


- In the Onchrischen press in payor carrier;
- The second transfer and president of the
- * The research This will exame all their is cincols much

- Press Office conference illustration report to proced. ► frasing dec a those and the action is Promotory a
 - After the dischargeses was discharge Posture. Screen will also within they appear on the disc.

Finalising a DVD+R disc


With a DVD 46W doc can be placed into adv per most: DWT observes a DWD+B observation expect early or the DVD recorder cottill a fraduct After frahadiser on charges can be reade to the disc aromane.

- In the Disc orto Kinese press D (right curron).
 - For will now sense the "doc notions" many.



- Special finalizations along and power OK to envision. Similaring is chown and the according comolerad.
 - After final ratios the Index Picture Screen will. #20000°


A the CNO+R and was exceeded on a referent force of DWD recorder you may not be specific as a property. Once Settings someon to don case you can use the finished. IBSC option in the features made of the user. preferences mens



Making your edits DVO-compatible

If one or more take have been edited (see Tayouths). Search Selection I theoretic admired play on your DVD. recorder, but a DVO player respektive the original. services indead of the edity. They are proport when ONORW they to that also a ONO player will prove the echec version. This is not possible with DYG-R class.

 If the Disc Settings menu shows the conton Make: edits (M) compatible, when the return it was reserves depend and phases that applicant these sectors CVD+AW data is already compatible, and no convention is resided.



- Freez QW on the remove covered to content. ➤ The recognic This will take the ord Oreas OK. to confirm will appear to reduce how long the action will being
- · Proce OR on the remote rendered to confirm ➤ Orscomming fault a peopless has are move. Contribute action is completed.

Favourite Scene Selection

The basic transical of any egit operations is no improve. knowledge and fooding of pain recordings. For returner school you do not work to use during playback (e.g. commercials during a recent can be marked as chapters. and reads hidder. During playback you will see your recording without the halpen chipters as one conjunction.

in because the course the piones very freeze for a direct express.

Each tale committee of chapters. With the ESS means are chapter can be reade todden on made skable again. Normally, during recording, chapter, marken are inserted. authorists and every five to common about the perturbation as hechanged with a record settings nature. Miter the recording is fired bad, you can manually sold and memory chapter marked on the ESS needs. But automaticals expended and the coldy stom bet chapter than best than the recovery

Mornaditing the modified vention of a dide is the default. playback version. The congruid can be accessed via the Play full the opposite the the same of real Other UVO players was not object to original. To progresse that the acted vention will bits on these DVD players. choose Make edita CVD-compatible, who since postings received to the available on (200+800 choise).

Calling up the FSS menu



- Place may risks upon according
- · Frem the FISA key on the received above.
 - ➤ The video strage is one book with a transporant edit twosa Trip and charges observation access to an information box to the top of the screen.

The Concarde Lorse Debution stem in an diagraphic after about for makes from the milest day afternation



 Use N. p. .: (down up current) to regular decoupts dec mental's Karasidina.

MANAGING DISC CONTINUES.

The option is only simulable for CVCHAWA data due are TEXT RESIDENCE CONTRACTORS

- In You will now writer the this pettings from a
- * MANAGING DISC CONTENT

Inserting chapter markers

- In play mode price 255 to the remain control. to put up the PS mens.
- Select Doort disapter market;
- Press CM on the remove promotic spect a market

The minimum analog of the transfer of A When the transmiss a read-epithe on screen election The many diagram's appears. You have to delete some bakes meeting see chapter variety.


During recording you can estimate the manager by grand 7-155 to the remove country like resource Coupling starter incented will appear on the screen.



Hiding chapters

Intain at chapters are walker from contents chapters on crades there wildle again complayback to PSS made toppedes hidden chapters are displayed in a dinamed mode.

· In play mode (were \$400\$ control removes covered to COR as the PSS manual



- · Select Current chapter with Vice a spewings E-2005000000
- Select Visibilities Historia websited to page consult. Sey.
- You can toggle between Visitational Hickory Concrete home and the mode 755 mero, with the SELECT was on the remote control.

Deleting chapter markers

You say confine a pragram with the previous phapter in the correct title by demany the chapter at the beginning of the corest chapter

- In all a contractive Contractions of the contraction of t to call up the PSS men.
- Sever Belote disapter marker.
- Press OX on the remote control to continue.
 - ► Seleting marker will a great

You can debet all chapter copages to a carbonal and Automatically generated; in the current of a

- In other mode press: ₹₹55 on the remark control. to call up the PSS mens.
- · Select Delete chapter markets:
- Proved ONE and the perception positions to received. ➤ The rescoge Thirt will delete all markets in: this like we appear.
- Phose OK as the remote particular cord ma
 - ➤ Ockring markers wit speci-


Changing the Index picture

Total can define the current vicko frame, to a reinspore. persons to be used for the talk's every in the bolow. Red Committee Committee

- In pile, mosts press (**FSS) on the exercise content to call up the PSS, mena
- Seed New index oldure:
- Topics on NEAUSE and or + SLOW to. attitutely choose the desired potune.
- · France Oil and the computer purpose to a distance ► The resumps. This well operate the nature picture with accept.
- Press OK on the recross posted to cod mu. ► 'Updating menul wit some.'

Disiding a title

Des DVD 19W die voulokt one this inconed asparza trisa. (On DVD+N district verpositis)



- Calification Parties Review Laborated the table year. many and the colored disco
- Press ► PLA#
- Go to the point where soci want to dynde the side. and present PAUSE
- Prom 3 € 155.
- ► The famourite Scene Selection region is altowed.
- Sweet (Byide tide)



· Press OR on the remain control to continue Owiding title: The convenient the action is: completed. This divide operation connect be undone.

The Index Popule Science will allow two other makes of core. Both will have the target carrie, it you want to charge the name you can do so in the tris settings. manufactors of the two resolting tibes a new locker oficialne is oneabors.

Organization divide one side into more deep two stokes. are the above procedure several limbs.

Appendire cording

The harrion is only wellable to DVD+RW discu.



If you want to appead a vicino recording to an earlier rescurded title digithe following

- On the Index Facure Screen, select the talk to which you want to add a vibeo recording.
- Free ► PLAY.

Linux of the Imperiors in Association (C.

- At the point where you want to append the title. CONTRACTOR
- To maintain the value open you may press.
- HONITOR fire a RECORD for the recorders or RECPOTR.

This may include strike following the current drie.

The soles respecting will be as be appropriately be as the police. Video research beyond this police is overwritten.

Any regardining vicing conscious that a next overwindows. which may rackage the but part of the original box is resortained. You can appear these takes Consiste Sades.

Troubleshooting

If it appears that the CMU recorder is budg. For consultable observior, it may be dust consulting has been consulted. Under not inconsistence extensely, for the security description provides with meditable the security for the security description of the

Symptom	Remedy
The recorder does not respond to the remote common	 The receive control crop be configured for a excord CVII recorder, third SELECT of presenter, and the revision of CVII recorder. Annithe revision common of the recorder of the record of CVII recorder. Annithe revision common of record at the record of the food of the recorder. Annithe statemen. Annithe all pharacles, which case inverteen with the signal paint. Inspect or replace the batteries.
Keys on the DVD recorder do mot week	 The DAG recorder was still be in Virgin roods. See that have sen up sign cools. Differential childrenest and recorded the CRG recorder formation states. If this close our token the problems, these fittee numera covered on it.
	 If many down not note the products, there is now retrieve covered in a works. If no, the recorder is probably in trade mode, Descriptions, the recorder from the nearly and recovered, it while building a OPENICA OSE and STOP pressing.
Na picture	* Chack Sibe TV sec is awarded by: * Chack the video provention. * When the EVID recorder is connected to the "V set via scarch, you may not be EVID recorder is to provide after recording the process programme and ten the printers as the EVID recorder after recording the process programme acrosting the place to when a summer recording the place.
Distorted picture distorted sound	This way you can and view ascriber theirs (e.g. a same en receiver). Clack the des for fraggravites and class with a soft choir, waying from soften to soles.
	- horesteen a cross armses of physical partyrial was appear. The κ ray a rankingtone,
Recorder does not play disc	* Ensure stee class label to appeared send that she high that type is meared Closes the class. Closes the class Closes the class of defective by trying emotion class. Closes the region code of the abor matrices the region rade of the prescriber, spheroscorded 2550 class only! See "poping a pre-recorded 2550 (450 class). Closes if Chief Lock is act wated.
Nestarrent samut renn bliff årriphline	 I beck so serve some some that he had no nonerous and see heads to simplew phases deput I beck to reak name that wishows reput of the archive is not consequent to the digital suspens of one LVO recorder.
Distorted ar álsok and white picture with DVD or Video CD dae	• The duckersul is established by the Police Grad (FA, MEX)
No madio at digital contest	 Chara the deficit conversions. That this inviting the a to rethe own this in the the telepol comput is and to you. The hill the author formed of the ordering while imaging medicing your following that the political and the author to the political and the politi
Recorder does not respond to all operating constraineds during playback of a EMD Wideo disc	* Some operations was not permitted by the day Aeler to the interactions in the ties why.

The recorder does not record three programme	 Make sure than the recurries is switched to standay before the times stands.
No see title cas he recorded	• Check of the minimization number of titles has been retained in escape. Institute Diam's on others, it so, delete a title next to a tree space. I the title distribution is series proposed if an unifork the object in the disc series when invasings Office Diam's on notation, the object in the disc series when invasings Office Diam's on notation, if you are new titles and test recorded anywhere.
Service codes on the Suplay	• Chair die dec "he recording was most probably done correctly.
One warning meanings on kreen	• A write error has vocus and too dispute be corrected. No cour action is interested.
Disc ervar' message on screen.	 A write error has occured from which the ceconder sould con- recover, inspect the disc and chee is it recovered prefer to introduction. Cleaning discs for sleaning instructor.) Report (premished age in over- the serie part of the disc to see if the problems is solved.
Dia series	 A dear ringer be a compared necessar of dust, as catalism, or finger perms. If the dash care of the accessor anymore, are the back-up dies armse procedure to request a from a follower: I. Venourons dies. I. Venourons dies. I. An dies to the drower ido met those the traps. I. Red and resid CLEAR for devend should said the trap closes.
Two larguages are instead when recording from a stereo YCR	 When the TV set does not submarchally clearer the dust-larguage algrations left right sucho between one that TV set to employ the one or the other larguage.
The disc cannot be erased because the lindox Picture Screen does not appear	 Open dwiches while braing the data in. Hold CLEAR present has around to encounts until the roap abase. The data is recruitally not per ensent but pour can start a rear recording like on a brain data.
The links Firture Screen slices not appear had the titles on the disc on all he played	Fixen that the Clear the play losers the pay Clause Adapt to own play formal plee sheet Preferences - Featuresy.
A DVD player shows the Index Picture	throw \boldsymbol{m} STOP to see the foliar Fariers Screen, then prove \boldsymbol{F} PLAY.

Screen but does not react to the PRAT key

M. ROUNTSHOOTING

TROUBLISHOOTING IS

A DV0+8W disc does not play on a certain OVO player

- There are DM3 Report Out will not also recording mode with a DM3 Removaer. With a special procedure the removaer will when the quadries for some players. Proceed as follows:
- 1. Partitle due to the drawer librarizations describe mail.
- I. Press and hold the I have no the remove constal for several exceeds until the trap should. The day is now recided.
- It if the Charge has no effect, pure map perform the same propolate with the River on the manage control

Marie .

Modifying the tiles can in his the phodisism for a specific blown muchel, but playbook in 1850 BBD played; may one larger tin prosplat. It is noweflay excentionabled to use the prosplate scorping and only whose

. To report the due to the original itsis, follow the same properties with the $1\,\mathrm{kgy}$ polymetric tensors provided:

92.00

To deliver maximum compariedly, make user the december or less 5 where maximum maximum is 140 week. To where me 147, I means on 147, I means of 147, I means o

Diagnosis programme

l'Éthe recorder la sell theire gradicus dans the Diagonis. Programme is the recorder.

For our operate the Dispose fregmens by takewing the matteriors may be used.

Instructions



- Unplies the power sort of the recorder.
- From the F PLAY key and beep observe present wide you plog the recorder
 - Chicke topics the newsage (Fill) appears together with a transfer. Heavy context reduces the termination of the real when more in reaches.
- * After a new remains the investige on the local display charges over from 2000 to 2000 to 2000 to
- If the recease 1112, "appears be the display, there is apparently a false in your recorder and your recorder should be reparted.
- Control pour dealer de che Philips Coatomer Care.
 Centre for the resmet famine Repair Stops in your.
 Chattry. This phone salider is given in pour warriers booken.
- If the message AND I unposes on the display there is a posterably no behind in your recorder, in this case the feature has be selected by incorrect interpostation of the promise day incorrect interpostation of the promise day incorrect interpostation of the promise day incorrect day incorrectly instructed day the case your beam for 15th Pfillips Classified and Consider your desire for 15th Pfillips Classified and Consider for tarther assumes a motiving the problems.
- If the problem remains, then consideryour blokes.
 Continued Case Continue.

System limitations

DADANY SECUVIAL SECUNDA SECUSIA OF PARTIE

A DVD-RW veter than that the recorded on a different type on brand of recording data for property of the prope

When using manual recording, the DVD recorder will ware address as ferred of the disc or removing provided by the DVD recorder will serve deal or removing provided by the DVD reporting the recording investment. the DVD reporting will strong plant to record, unless the dvd is writing anothering. Thereof, with and other limit anothering the plant of the limit anothering and different delenance legs, a PD, may see less.

Because of the Variable the Rose, a title map take up has an more apone that the one-written title, even though the deathor in the same. As a result, a part of the confinal table was review of a pair of the contribe confinal table was review of the title of the confinal table.

After a power interruption during micording, the Index Potans Service will may not match with the actual edges content on the dist. The last recorded take may be lost

Glossary

	1885 9 0
Term	Explanation
AC-3	Audio Codice I, siro brown as Dolka Discus Micharly celebral succe
	congression spream from Dolby Lide.
MY	And rein states
Chagaire	A part of a tola.
Disk Bar	A graphical representance of the corners of a (DADHRW) duc
Disc Pointer	An arrive indicating the name of playton birds ording familiance the DND+9AF data displayed on the laborate bir.
OTS	Digital Theater Systems. A high-word Multi-charmed audio compression become
	YMY TOMAN AND THE TELEVISION OF THE TELEVISION OF THE TOTAL OF THE TELEVISION OF THE
	Engina Wides. A caresorder format for high squality wases, different form MRIG It is converted into MRIG 3 Video when recorded on DVD+RV
DVD	Cypni Verso is Cisc
DYD+R	DMCHAROLOGISH. The worde-space disc plandard used by the CNCs recorded.
DVD•NW	DPD-ReWhitskie. One of the das mandards used by the DVD resorter.
fanyllink	If your TV set and your rides recorder set expected with this feeture, they can excrange information to adjust contain settings to easy extre, each as the TV charmed order and other case preferences.
	Favorite Scare Selection, see "Managing disc comers".
MINK	Abus habons on TreeAntoni and TEBS 1784". A colde for transfer of Enge. burnimodis electal objects on used by Digest Volum correcteders.
index Pictore Screen	Author, that gloss an occurrence of a DYO 1899 doc, will believe
	photoma (delimento representa e recording.
MF\$G	Horos Amer Espects Goog. Accessors of congression systems to
	signal nadio sed video.
Nativam Liek	কী ব্যৱহানত হবিলে সামানিক্তি সমান চলচ্ছত্ৰালয়ত কৰা ব'ব প্ৰতিষ্ঠান স্কান্তলাকৈ কৰা এ ই ম' কাৰ্য, ক্ৰিকে আৰু উন্নয়ুক্তিক,
NICAM	System for reception of agital steneo TV squad
MT3C	Swe TV apprece
080	Chairman Chapley The twee amenduse by which you can control the DND recorder on the TV screen.
OTA	One-Tourh Recording. With this feature you can maily start a recording the peaking law one messed and select one sweet will time in interests of 8 minutes.

PAL	Se TV guen.
Pec	Figures Control. A special figurate on a WID 130 or Super WID discussions inversifies some
PCH	Final Code Modulation. A digital audio encoding systems
PDC:	Fragram Dahway Corerol
NGB	Red-Count-Base. A consequently videous connections where such green and blue components of a motion against new case and thorough acquainty were.
acast cable	Asia known as Euro-AV calde. This sameand cable is an easy way to too meta retrieve AV shortee and references. In addition to actio and indirect easy to those the call of the
SECAM	See TV GOVES
5-video	So two new who called 5-49-55 or Super-VI (S. A high-quality wides transaction mandates).
SVCO	Super Video Congon Dec
Title	it is the surregious to the wast of seconding to the dec. A size, applicable supresents one recording
Indienand	A system his simulating Philosophicum abund reprophysica was bus, thanked betage by SES (484, 64
ТУ грисат	There are various quarter for treasonicing relevators algebra. For example PAL. PALING, SCHAME DECAMADE, NESS, and The EV appears a country dependent.
VCD	Widno Conquest Disc
VCN	Mideo Cassete Necorder
VIDEO Plus	A system by which you clies easily program a brine sessiming by extenting a nine digit. Proof to be no other found new to the programme description in mast Ty guides.
VPS	Video Fragraving System

Goodmans ..., 064, 099, 206, 398, 063, 244, 401

Grundig 097, 581, 064 Grunpy 206, 207 Hallmark 205 Hansestk...,..,064, 347 Harley Davidson 206 Hinari 036, 063, 064, 245, Hitachi. 136, 071, 172, 244. Huanyu 243, 401 Hypson 291, 064, 309 ICE 244, 291, 398 ICeS 245 ITS 398 Imperial,, 445, 397

The second second and the following the second second second

Matsushita 277, 677
Mediator 039, 064
Megatron 172, 205
Memorex 205, 036, 083, 177,
Midland 044, 055, 074, 078
Minerys
Minutz
Mitsubishi 063, 135, 177, 205,
Mivar
Motorola
Multitech 036, 129, 207, 243,
NAO 183, 193, 205
NEC.,, 057, 063, 046, 093, 482
NEI 064, 458
NTC 119
Neckermann 054, 591
Nesco
Netsat
Nikkai : 064, 062, 245, 099, 243,
Nikko 205, 057, 119
Nablika129
Nordmende
Onws
Optimus 277, 193, 181, 677
and the second of the second o
Optonica
Orion 321, 490, 064, 206, 263, 347, 348

Radio Shack 192, 207, 057,
Radiola
Rank Azena,
Realistic 192, 207, 181, 057,
,
Revox
Rex
Rhapsody
Roadstar 036, 291, 245, 445
Runco
SBR
SEG
SEL
SKY064
\$\$\$
Saba
Saisho
Sambers
Sampo 057. 066
Sameurig 064, 046, 205, 244,
, 291, 397, 036, 057,
Samsux
Sandra
Sansei 478
Sansui
Sanyo
Schneider 064, 245, 398
Scimitsu

Tes
Technema 347
Technics 078, 277, 677
Technol Ace 206
Techwood
Teknika 081, 206, 207, 046,
. , , , , , 066, 119, 063, 087, 177
Telefunker
Telemeister
Teletech
Teleton 233, 063, 244
Tensai 245, 321, 347
Texet 243, 245
Thomson
Thom
Tomashi
Toshiba 062, 183, 063, 097,
Totevision
Utrayox
Universum 132. 064, 291, 397
Vector Research
Vestel
Victor
Videotechnic 244
Vidikron
Vidtech 046, 063, 205
Vision 347
Waltham
Wards 061, 192, 205, 046.

4 8

A Chief at the comparation to the control of the co	PATRICK THE RESIDENT THE STREET CONTRACTOR OF STREET STREE	Compared and the ARE TARM and ARE ARE I sup- number and the Are and constitutional and the Area condi- ficulty and and the Area conditional and the Area condi- ficulty and and the Area constitution and the Area condi- cious and the Area conditional and the Area condition	Alternative proceedars	Front on par services so. Front on par services so. Front on par services so. Front on part services control to pay 17 feet. Front to find the CT and 3 man 3 man 3 man 4 feet.
remote control with your TV set	Trace [Mo.] represende representa producti que tradações? depended producidades, que la Verge of Melaper Persona. Trace of Melaper Source and American produces and Trace of Melaper Source.		William includes The relative with a second of the second	

***	***************************************	***************************************

	** STANDBY	***
	10 manual 100 m	THE RESIDENCE AND PROPERTY AND
	•	The congress procedure may been as to 3 marchs.
2		200
200		
2	Caramanda	
** ***	C.423 miles and	
SOF, 365		
8	2888	3
8		
**************************************	100	
****	Contract	
***	Carbana 004	
***	C. Section 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	2 av
*	Carres - 001 001, 348, 000.	# N N N N N N N N N N N N N N N N N N N
\$\tag{2}		Darway
S\$	Chimbon Garage	Bootschart.
* · · · ·	Caramic	
***	E. AND CONT. 1885	
200	Commercial	
***	Correct 578, 983, 377, 143	Frank : AX 200 MX 500
X	C	
0.8A		***

8.

construction for the condens

Der Stellensteinen	***	Carlo
	CM	Caracteristics of the control of the
\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	\$2.00 mm	(Table 19)
**************************************	\$500 XX COL XX	\$
Action (1) 10 10 10 10 10 10 10 10 10 10 10 10 10	***********	Casada
**************************************	Nome work	California
\$50 mm	** : · · · · · · · · · · · · · · · · · ·	
MASS	****	Contract
248	\$10 m 10 m	
6	**************************************	***
×	****	00 F 10 K, 34 K,
Always	****	
Armenta Armen	***	Character of the contract of t
****	** Za	
Armerine . 198, 881, 318, 564	***	Company Company
Annual		CANNOT
**************************************	* W	200 000 000
Acres	- T	
\$500 mm	***	
	200 C C C C C C C C C C C C C C C C C C	Cores. 201 006, 84 086.
	\$4\$. IX4 140, 245, 556,000	\$8
Australia	*** *** *** *** *** *** *** *** *** **	Cythia the
30.00 m	***************************************	Curry Mayor (80, 202, 086)
	78 Edward - 1	

Using your DVD recorder

Philips Customer Care Centers Luxentour; bd: 352-404061215 Austria sek 43-0810-001-203 Netherlands tel: 0900-8406 Belgion tel 32-2-576 222 303 Norway tel: 22-748-250 Deamark bad 808 81 814 Portugal 68: 352 1-4163063 Fireand bal 358-09-6158-0150 Span tel: 34-902-113-384 France Swaden tel: 08 5995 2250 tel: 33-1-825 889 789 Germany 6at 49-0-180-535-6767 Switzerbind 1981: 0844-800-544 Greats cut 30-0-0600-3122-1280 United Kingdom tel: 44-0-208-665-6350 Irebaci tal 353-1-7640292 Poland tel: 48-22-571-0521 toly tel: 500-820025 (Toll Free)

Notes

Notes

the samples is

Specifications

DENC ACREMINANA Describes	Figure 2	Nancordang	FROM DOMESTIC	802 1194 4 pps
En Disk to	*	*	Looks a Paragra	Housing Kay,
ger comment	×		Andrew Segue	Contraction (
DAD KW WAR WAS			 Acceptable by an 	Facety Commonweal Constitution
DV 2: #				3 my /= my red r
D-D-wa-i			REAR CONNECTIONS	4
N-CD	*	200	2,446.8	CARL Employee Richt and Oversides
Kara (3)	+		. 387	1. N.E.S. Schoolsen W.S.E. on Chemischer
Autor C. O			Territorio Indiana	Figures 4 pers
5497 CO	91	349	 codeco Olizappia 	Nontries Equip
053.8	*		Particle Impose	Charles made case of
(§ k /n	*	200	Proposition Champion	\$ 1869 1968 1966 1
			 pale of English Register Regular 	Contractors of
RECORDANCE DES	CIORMATS.		Kana Lary Sager Chiroch	1,342 s white 11 4 1
754 Balan		Place Charge CoWelgin	Dent Kato Court	1 11.00mg 1 0000g
	ENGAR W	h-former i	M. Makarima Espelik	Countrie Ministers
Domina	Na em		60 TO Charlenat Maries	District of Statement
Capación complexación)	4 * Chryss		375comes	Examples of a William property
Rosen day door		62 6.73 Messa 628 5.65 Messa		
		100 100	#P15-8-1	
			USER: WILLIAMS	
		188 (4.196)	CONTRACTOR	Domas, Francis, Gelman, Owari, Spains
		150 138 F8	A STATE OF S	Paris Services
				THE STATE OF THE S
TA PLANE MAD	PARORES		PROCESSION PROFILE	
Bellet Processors to	50.6%	40%	Namidon of resource	h Timomh Duly Weeky
Number of State	863 S	3.25	Friedrich and artista	SS 79. Acers was
Pophysik	*	4	Necessaria representativa	
Revoluting	•	*	Alkahamasis apindapakin	#000, VP3
between the control	*	owe	Species #12/Kathoramolik	Hand VOISING CO. Was been
VIDEO FORMAT			DISC RECORDING	
Figure Compression	HRG5 64	29.124	200 200 000	
ration a conduction	###5G# 6cx		Ottober Brook	
	1115/81 4/4	4 (% 4	One Tourse Personni (CST)	36 2
MIDDO RESERVED	ON Sides	Adming	. Newsons	* *
Prison Barbara			- Ovas	
Chromical Management	240 grounds	Filt private	Emple	
Project Residence	5.15 Serve	#400 (Screen	- Alloways official Chapt	or Markot reservos
COCCO+Man guaranters			- One: ##788 5554	
Window Aproxisoscop	This is grown to be	8 8 N (100000) 4	- Asiatorida bedere bederottari:	
- Victor & Bandarian	NYA kesses	886 Server	- Gradesa Philippine Sturmons	
W. D.			Common kales Paragress	
-a/2006, grit 200/k/si	351 person	150 awata	Scotterings a Pharward According	Massacraking Larses
· Professor # sectors for	26.6 (0.43)	230 % wa		
			THAT PLANEAUX	
Steam of a family of			- Marie Marie and Albanda	
1556 BBC (C. C. R. C. C.)			- Paris Security Paper	
			Sam Foresambanesam	I West
MISSIO PERIOREMA	NCE		Stop for my of Back what	
EAR Convenience	4.69		Take: Take Indiana	
Samuel Executions	Conscions		Comment of Marine and Comments	
Software Control	# 928 0.00	N. Carrier	Augusta Chagana Taka (
E-rain Cowa	11000		. A B Kapany	and an increase cased
scussing resident	1 1 mag 21	er 73 hitter år mån få Gäler	- 2 40 C S C S S	
BOS Despus	8 F Raga cons		- 1	
	0. 5 . 0 8 M . 0000	V 15 W 4800	A CONTROL OF THE SECTION OF THE SECT	
AUTO FORMAT		- Ann		
And a species of the lagrantic analysis of the lagrantic species of the				
	****** ***********	Na Carlotte	CONTRACT FURNISHED FOR	451.27°
* ************************************		Chromen & Ende		
* 8.7/254 - \$100-000 (18.7/242)		- RD opening (SRD Continue repaired)		
		Away Espapach for Asperture Comme		
Deficial environment in	According SCRIFFE (DD4 - PC4	- Booking Property & Times	Brang to varie
The second stage (MCCAST) was Ending Engines and EPS of Annies assail singular - EPS of Annies assail singular - EPS of Annies Engines (MMSE) - MMSE (MMSE)			- Booking Clock & Casada	e Prog
		From A Code Dominional		
		ACCORDING AS 10. 5 5 5 50 50. 10.		
		POWER SUPPLY Forces below	250 340 3 3030 344	
~	Taxoning Copping at	27: 24: 245: 284;2300; 484;40; 75400;	François companyo sicon	Name and the State of the State
Audio Poroseu	a be f d		- otomical conclusionarile action	Transmission 11 Mg
PROGRAM PROPERTY BACCOSTON	24.40			tion and decidency operated in the
#25 Converse	29.460			
D/C	41, 344, 364mg	# 55x - 4455.55g	CARMET	
er cor	Ac 48 incre	# 95x \$25.95x	Companyon to a variable	405 YET - 280 mm
Alan CE	6. 46.7 S.44	* 194 . 20 6 *6v	Nov. Wangin.	22.45
4.065 CD	t: 1x 1 5.4%	kees librarie	Acc. La soffice	
Sagnal Navina (1949)	163.48	*********	REMOTE CONTROL	
Daniel - Agency control	90.25		Colorado remodo ha com	most of man TS become
Crosses (Single	53.543			
	A 100 Miles			

Mechanical Instructions 4.

4.1 **Service Positions**

4.1.1 Front

Front




Figure 4-1

4.1.2 DVIO board

To put the DVIO board in a service position, an extender board must be used. This extender board can be ordered with codenumber 3104 128 07770.

DVIO Extender




Figure 4-2




Figure 4-3

DVIO 2




Figure 4-4

4.1.3 Digital board

After demounting of DVIO board, the top side of the digital board is in reach. To reach the bottom side of the digital board, the DVDR module must be demounted together with the digital board. Connected to each other, the assembly can be set in a service position. In this position, the bottom side of the digital board and the servo board are in reach to be serviced.

Digital 1




Figure 4-5

Digital 2




Figure 4-6

Analog board

EN 36

To put the analog board in service position, demount the assembly of analog board and backplate as follows:

DVDR990 /0X1

- 1. Remove 3 screws from the backplate to the frame
- 2. Remove the screw from the backplate to the mains inlet of the power supply
- 3. Remove the screw of the analog board to the frame
- 4. Release the snaps of the 4 spacers of the analog board to

Turn the assembly of the backplate and the analog board against the loader.

Analog Europe




Figure 4-7

Analog NAFTA




Figure 4-8

4.1.5 **Cable Routing**

4.2 **Exploded View of the Front Assembly**

Front EV




Figure 4-9

ώ

DVDR990 /0X1

Dismantling Instructions

183 and 184 (board → frame)

⇒ Demount the board

Switched Operating Power supply 1002


(board → frame) ⇒ Remove screw 268 (mains inlet → backplate) ⇒ Release the snaps of 2 spacers

⇒ Remove the connections

⇒ Remove screws 204 → 206

In case the loader is defective and cannot be opened electrically, you can open the tray

⇒ Via a hole in the frame and by way of a screwdriver, it is possible to unlock the tray. Push the white pin of the slider at the bottom side of the loader to the left.









Figure 4-10

DISMANTLING INSTRUCTIONS

4.4 **Exploded View of the Set**

Complete Set EV



Mechanical Instructions

Figure 4-11

5. Diagnostic Software and Faultfinding Trees

Due to the complexity of the DVD recorder, the time to find a defect in the recorder can become long. To reduce this time, the recorder has been equipped with Diagnostic and Service software (DS). The DS offers functionality to diagnose the DVDR hardware and tests the following:

- Interconnections between components
- · Accessibility of components
- · Functionality of the audio and video paths

This functionality can be accessed via several interfaces:

- 1. End user/Dealer script interface
- 2. Player script interface
- 3. Menu and command interface

5.1 End User/Dealer Script Interface

5.1.1 Description

The End user/Dealer script interface gives a diagnosis on a stand alone DVD recorder; no other equipment is needed. During this mode, a number of hardware tests (nuclei) are automatically executed to check if the recorder is faulty. The diagnosis is simply a "fail" or "pass" message. If the message "FAIL" appears on the display, there is apparently a failure in the recorder. If the message "PASS" appears, the nuclei in this mode have been executed successfully. There can be still a failure in the recorder because the nuclei in this mode don't cover the complete functionality of the recorder.

5.1.2 Contents




Figure 5-1

The End use/Dealer script executes all diagnostic nuclei that do not need any user interaction and are meaningful on a standalone DVD recorder. The nuclei called in the End user/Dealer script are the following:

Counter	Nucleus	Name	Description
22	104	HostdSdramWrR	checks all memory locations of the 4MB SDRAM
21	106	HostdDramWrR	checks all the DRAM connected to the microprocessor of the digital board
20	123	Hostdl2cNvram	checks the data line (SDA) and the clock line (SCL) of the I2C bus between the host decoder and NVRAM
19	202	SAA7118l2c	checks the interface between the Host I2C controller and the AVENC SAA7118 Video Input Processor
18	200	VideoEncl2c	checks the interface between the host I2C controller and Empress SAA6752
17	207	AudioEncl2c	checks the I2C connection between the host decoder and Empress SAA6752
16	204	AudioEncAccess	tests the HIO8 interface lines between the host decoder and the audio encoder
15	203	AudioEncSramAccess	checks the access of the SRAM by the audio encoder (address and data lines).
14	205	AudioEncSramWrR	tests the SRAM connected to the audio encoder
13	206	AudioEncInterrupt	tests the interrupt line between the host decoder and the audio encoder
12	300	VsmAccess	checks whether the VSM interrupt controllers and DRAM are accessible
11	303	VsmInterrupt	checks both interrupt lines between the VSM and the host decoder
10	302	VsmSdramWrR	tests the entire SDRAM of the VSM
9	1400	Clock11_289MHz	switches the A_CLK of the micro clock to 11.2896 MHz
8	1401	Clock12_288MHz	switches the A_CLK of the micro clock to 12.288 MHz
7	601	BeS2Bengine	checks the S2B interface with the Basic Engine by sending an echo command
6	500	DisplayEcho	checks the interface between the host processor and the slave processor on the display board
5	700	AnalogueEcho	checks the interface between the host processor and the microprocessor on the analogue board
4	711	AnalogueNvram	checks the NVRAM on the analogue board
3	706	AnalogueTuner	checks whether the tuner on the analogue board is accessible
2	901	LoopAudioUserDealer	This nucleus tests the components on the audio signal path The host decoder - The analogue board - The audio encoder - The VSM On the analogue board the audio is internally looped back to the digital board
	906	LoopVideoUserDealer	Nucleus for testing the components on the video signal system path: - The VIP - The video encoder - The VSM - The host decoder - The analogue board On the analogue the video signal is internally routed back to the digital board.

5.2 Player Script Interface

5.2.1 Description

The Player script will give the opportunity to perform a test that will determine which of the DVD recorder's modules are faulty, to read the error log and to perform an endurance loop test. To successfully perform the tests, the DVD recorder must be connected to a TV set.

To be able to check results of certain nuclei, the player script expects some interaction of the user (i.e. to approve a test picture or a test sound). Some nuclei (e.g. nuclei that test functionality of the DVDR module) require that a DVD+RW disc is inserted.

Only tests within the scope of the diagnostic software will be executed hence only faults within this scope can be detected.

5.2.2 Structure of the Player Script

The player script consists of a set of nuclei testing the hardware modules in the DVD recorder: the Display PWB, the Digital PWB, the Analogue In/Out PWB and the DVDR module. Nuclei run by the player test need some user interaction; in the next table this interaction is described. The player test is done in two phases:


- Interactive tests: this part of the player test depends strongly on user interaction and input to determine nucleus results and to progress through the full test. Reading the error log information can be useful to determine any errors that occurred recently during normal operation of the DVD player.
- The loop test will perform the same nuclei as the dealer test, but it will loop through the list of nuclei indefinitely.

STEP	DESCRIPTION	NUCLEUS
1	Press OPEN/CLOSE and PLAY at the same time and POWER ON the recorder to start the playerscript	2
2	The local display shows FPSEGMENTS . Press PLAY to start the test. First the <i>starburst pattern</i> is lit, then the <i>horizontal segments</i> are lit, followed by the <i>vertical segments</i> and the last test is <i>light all segments</i> test. After each of the 4 tests the user has to confirm that the correct pattern was lit. Press PLAY to confirm that the correct pattern was lit (four times if the FPSEGMENTS test was successful). Press RECORD to indicate that the correct pattern was not successfully lit. Press STOP to skip this nucleus.	502
3	The local display shows FPLABELS. Press PLAY to start the test. Press PLAY to confirm that all labels are lit. Press RECORD to indicate that not all labels are lit. Press STOP to skip this nucleus.	503
4	The local display shows FPLIGHT ALL. Press PLAY to start the test. Press PLAY to confirm that everything was lit. Press RECORD to indicate that not all patterns are lit. Press STOP to skip this nucleus.	520
5	The local display shows FPLED. Press PLAY to start the test. Press PLAY to confirm that the led is lit. Press RECORD to indicate that the led is not lit. Press STOP to skip this nucleus.	504
6	The local display shows FPFLAP OPEN. Press PLAY to start the test. Press PLAY to confirm that the flap has opened. Press RECORD to indicate that the flap did not open. Press STOP to skip this nucleus.	522
7	The local display shows FPKEYBOARD. Press PLAY to start the test. Attention all keys have to be pressed to get a positive result! Press PLAY for more than one second to confirm that all the keys were pressed and shown on the local display. If not all the keys were pressed, a FAIL message will appear on the local display. Press RECORD for more than one second to indicate that not all keys were pressed and shown on the local display. Press STOP for more than one second to skip this nucleus.	505
8	The local display shows FPREMOTE CONTROL . Press PLAY to start the test. Press PLAY to confirm that a key on the remote control was pressed and shown on the local display. Only one key has to be pressed to get a successful result. Press RECORD to indicate that the key on the remote control was pressed but not shown on the local display. Press STOP to skip this nucleus.	506
9	The local display shows FPDIMMER. Press PLAY to start the test. Press PLAY to confirm that the text on the local display was dimmed. Press RECORD to indicate that the text on the local display was not dimmed. Press STOP to skip this nucleus.	518
10	The local display shows FPBEEPER. Press PLAY to start the test. Press PLAY to confirm that the beeper on the front panel sounded. Press RECORD to indicate that the beeper on the front panel did not sound. Press STOP to skip this nucleus.	514
11	The local display shows FPFLAP CLOSE. Press PLAY to start the test. Press STOP to skip this nucleus.	523
12	The local display shows ROUTE VIDEO. Press PLAY to start the test. Press STOP to skip this nucleus.	712
13	The local display shows ROUTE AUDIO . Press PLAY to start the test. Press STOP to skip this nucleus.	713
14	The local display shows COLOUR-BAR ON. Press PLAY to start the test. Press STOP to skip this nucleus.	120

STE	DESCRIPTION	NUCLEUS
15	The local display shows PINK NOISE ON . Press PLAY to start the test. Press STOP to skip this nucleus.	115
16	The local display shows PINK NOISE OFF . Press PLAY to start the test. Press STOP to skip this nucleus.	116
17	The local display shows SINE ON. Press PLAY to start the test. Press STOP to stop the sine. Press STOP to skip this nucleus.	117
18	The local display shows COLOUR-BAR OFF. Press PLAY to start the test. Press STOP to skip this nucleus.	121
19	The local display shows BERESET . Press PLAY to start the test. Press STOP to skip this nucleus.	603
20	The local display shows BETRAY OPEN . Press PLAY to start the test. Press STOP to skip this nucleus.	616
21	The local display shows BETRAY CLOSE . Press PLAY to start the test. Press STOP to skip this nucleus.	615
22	The local display shows BEWRITE READ . Press PLAY to start the test. Press STOP to skip this nucleus.	617
23	The local display shows BETRAY OPEN . Press PLAY to start the test. Press STOP to skip this nucleus.	616
24	The local display shows BETRAY CLOSE . Press PLAY to start the test. Press STOP to skip this nucleus.	615
25	The local display shows READ ERRORLOG . Press PLAY to start the test. Press STOP to skip this nucleus. If the player test succeeded, the user/dealer script will start in an endless loop. If the player test failed, the local display will display FAIL and the error code	633

Remark

In case of failure, the display shows "FAIL XXXXXX". The description of the shown error code can be retrieved in the survey of Nuclei Error Codes (paragraph 5.4). Once an error occurs, it is not possible to continue the player script. Unplug the set and restart the player script. By pressing the STOP key, it is possible to jump over the failure and to continue the player script.






Figure 5-3

5.2.3 Error Log

Explanation:

The application errors will be logged in the NVRAM. The maximum number of error bytes that will be visible is 19. The last reported error is shown as DN D0000000, the oldest visible error as D0000000 UP and the errors in between as DN D0000000 UP. DN stands for DOWN, UP stands for UPWARDS. The shown D error codes are identical to the Nuclei Error Codes (paragraph 5.4).

5.2.4 Trade Mode

TRADE MODE

When the recorder is in Trade Mode, the recorder cannot be controlled by means of the front key buttons, but only by means of the remote control.




Figure 5-4

5.2.5 Virgin mode

If you want that the recorder starts up in Virgin mode, follow this procedure:

- Unplug the recorder
- plug the recorder again while you keep the STAND BY/ON key pressed
- · the set starts up in Virgin mode.

5.3 Menu and Command Mode Interface

5.3.1 Nuclei Numeration

Each nucleus has a unique number of four digits. This number is the input of the command mode.




Figure 5-5

The following groups are defined:

Group number	Group name
0	Basic / Scripts
1	Host decoder (Sti5505 and memory)
2	Audio / video encoder (DVDR only)
3	VSM (DVDR only)
4	NVRAM
5	Front Panel
6	Basic Engine
7	Analogue board (DVDR only)
8	DVIO (DVDR only)
9	Loop nuclei (DVDR only)
10	Library sub nuclei (I2C nuclei)
11	User interface
12	Furore (SACD only)
13	DAC (SACD only)
14	Miscellaneous

5.3.2 Error Handling

Each nucleus returns an error code. This code contains six numerals, which means:




Figure 5-6

The nucleus group numbers and nucleus numbers are the same as above.

5.3.3 Command Mode Interface

Set-Up Physical Interface Components

Hardware required:

- Service PC
- one free COM port on the Service PC
- special cable to connect DVD recorder to Service PC
 The service PC must have a terminal emulation program (e.g.
 OS2 WarpTerminal or Procomm) installed and must have a
 free COM port (e.g. COM1). Activate the terminal emulation
 program and check that the port settings for the free COM port
 are: 19200 bps, 8 data bits, no parity, 1 stop bit and no flow
 control. The free COM port must be connected via a special
 cable to the RS232 port of the DVD recorder. This special cable
 will also connect the test pin, which is available on the
 connector, to ground (i.e. activate test pin).

Code number of PC interface cable: 3122 785 90017

Activation

Plug the recorder to the mains and the following text will appear on the screen of the terminal (program):




Figure 5-7

The first line indicates that the Diagnostic software has been activated and contains the version number. The next lines are the successful result of the SDRAM interconnection test and the basic SDRAM test. The last line allows he user to choose between the three possible interface forms. If p ressing C has made a choice for Command Interface, the prompt ("DD>") will appear. The diagnostic software is now ready to receive commands. The commands that can be given a re the numbers of the nuclei.

Command Overview

We provide an overview of the nuclei and their numbers. This overview is preliminary and subject to modifications.

Host Decoder [01]

[xx yy]	Nuclei
Number	14000
100	Checksum Flash
101	Flash Write Access 1
102	Flash Write Access 2
103	Flash Write Read
104	SdRam Write Read
105	SdRam Write Read Fast
106	Dram Write Read
107	Dram Write Read Fast
108	Hardware Version
109	Mute On
110	Mute Off
115	Pink Noise On
116	Pink Noise Off
117	Sine On
118	Sine Burst 1kHz
119	Sine Burst 12kHz
120	Colour-bar On
121	Colour-bar Off
122	NvramWrR
123	Nvraml2c
130	Boot Version
131	Application Version
132	Diagnostics Version
133	Download Version
134	Write / read I2C message to / from digital board
135	Video Test Signal On
136	Video Test Signal Off
137	Macrovision Off

Audio Video Decoder [02]

[xx yy] Number	Nuclei
200	Video Encoder I2C
202	SAA7118 I2C
203	Audio Encoder SRAM Access
204	Audio Encoder Access
205	Audio Encoder SRAM Write Read
206	Audio Encoder Interrupts
207	Audio Encoder I2C
208	SAA7118 select input
209	Empress Version

VSM [03]

[xx yy] Number	Nuclei
300	Register Access
301	SDRAM Access
302	SDRAM Write Read
303	Interrupt lines
304	VSM Interconnection
305	UART

NVRAM [04]

[xx yy] Number	Nuclei
400	Reset
401	Read

[xx yy] Number	Nuclei
402	Modify
403	UniqueNr Read
404	Read Error Log
407	Reset Error Log
409	Line2 Region-Code Reset
410	UniqueNr Store

Front Panel [05]

[xx yy] Number	Nuclei
500	Echo
501	Version
502	Segment
503	Label
504	Led
505	Keyboard
506	Remote-Control
507	Segment Starburst
508	Segment Vertical
509	Segment Horizontal
514	Beeper
515	Discbar
516	Discbar Dots
517	Vu / Grid
518	Dimmer
519	Blinking
520	Light All Segments
522	Flap Open
523	Flap Close

Basic Engine [06]

Basic Engine [06]		
[xx yy] Number	Nuclei	
600	S2B Pass	
601	S2B Echo	
602	Version	
603	Reset	
604	Focus On	
605	Focus Off	
606	Disc Motor On	
607	Disc Motor Off	
608	Radial On	
609	Radial Off	
615	Tray In	
616	Tray Out	
617	Write Read	
618	Write Read Endless Loop	
619	Selftest	
620	BE Test	
621	Laser Test	
622	Spindle (Disc) Motor Test	
623	Focus Test	
624	Sledge Motor Test	
625	Sledge Motor Slow	
626	Tilt	
627	EEPROM Read	
628	EEPROM Write	
629	Optimise Jitter	
630	Radial ATLS Calibration	
631	Get Statistics Information	
632	Reset Statistics Information	

[xx yy] Number	Nuclei
633	BE Read Error Log
634	BE Reset Error Log
638	Get Self Test Result
639	Radial Initialisation
640	Get OPU info
641	Write read +R
642	Write read +R endless loop

Analog Board [07]

[xx yy] Number	Nuclei
700	l Echo
703	Boot Version
704	Hardware Version
705	Clock Adjust
706	Tuner
707	Frequency Download
708	Data Slicer
709	Sound Processor
710	AV Selector
711	Nvram
712	Route Video
713	Route Audio
715	Set Slash Version
716	Application Version
717	Diagnostics Version
718	Download Version
720	Bargraph Level Adjustment
721	Clock correction
722	Clock reference
723	Re-virginise Recorder
724	Flash Checksum
725	Tuner frequency selection
727	Set virgin bit
728	Clear Virgin Bit
729	Write / read I2C message to / from analogue board
730	Store external presets
731	Get slash version
732	AFC Reference Voltage Tuner

DVIO [08]

[xx yy] Number	Nuclei
800	Check DVIO board presence
801	Reset DVIO
802	DVIO Access
803	Get DVIO error codes
804	Get DVIO module Ids
805	Execute DVIO module SelfTest
806	Set DVIO led on.
807	Set DVIO led off.

Loop Nuclei [09]

[xx yy] Number	Nuclei
900	Digital Audio Loop
901	User / Dealer Audio Loop
902	Digital Video Loop
903	Digital Video VBI Loop
904	System Video Loop
905	System Video VBI Loop

[xx yy] Number	Nuclei	
906	User / Dealer Video Loop	
907	User / Dealer Video VBI Loop	
908	System Audio Loop SCART	
909	System Audio Loop CINCH	
910	Digital DVIO Video Loop	
911	System Video Vip	

Miscellanious [14]

Diagnostic Software and Faultfinding Trees

[xx yy] Number	Nuclei
1400	Clock 11.289 MHz
1401	Clock 12.288 MHz
1412	Progressive Scan I2C
1413	Progressive Scan test image on
1414	Progressive Scan test image off
1415	Progressive Scan Route Enable
1416	Progressive Scan Route Disable

Scripts [00]

[xx yy] Number	Nuclei
1	UserDealer Script
2	Player Script

Menu Mode Interdace 5.3.4

Activation

Plug the recorder to the mains and the following text will appear on the screen of the terminal (program):




Figure 5-8

The first line indicates that the Diagnostic software has been activated and contains the version number. The next lines are the successful result of the SDRAM interconnection test and the basic SDRAM test. The last line allows the Liser to choose between the three possible interface forms. If p ressing M has made a choice for Menu Interface, the Main Menu will appear.

Menu Structure

The following menu structure is given after starting up the DVD recorder in menu mode. The symbol -> indicates that the current menu choice will invoke the display of a submenu.

DVDR990 /0X1

Main Menu	
1.Digital Board	->
2.Analogue Board	->
3.Front Panel	->
4.Basic Engine	->
5.DVIO	->
6.Progressive Scan Board	->
7.Loop Tests	->
8.Log	->
9.Scripts	->

Digital Board Menu

1.Host Decoder 2.VSM 3.AVENC 4.NVRAM

Host Decoder Menu

- 1.Flash Checksum
- 2.Flash1 Write Access
- 3.Flash2 Write Access
- 4.Flash Write/Read
- 5. Host SDRAM Write/Read
- 6. Host SDRAM Fast Write/Read
- 7.Host DRAM Write/Read
- 8. Host DRAM Fast Write/Read
- 9.I2C NVRAM
- 10.NVRAM Write/Read
- 11.Engine S2B Echo
- 12.Versions 13. Audio Mute -> 14.Colourbar 15.Pink Noise 16.Sine Generate

Digital Board Versions Menu

- 1.Hardware Version
- 2.Bootcode version
- 3. Applications Version
- 4. Diagnostics Version
- 5.Download Version

Audio Mute Menu

- 1.Audio Mute On
- 2. Audio Mute Off

Colourbar Menu

- 1.Colourbar On
- 2.Colourbar Off

Pink Noise Menu

- 1.Pink Noise On
- 2.Pink Noise Off

Sine Generate Menu

- 1.Sine On
- 2.Sine Burst 1kHz
- 3.Sine Burst 12kHz

VSM Menu

- 1.Register Access
- 2.SDRAM Access
- 3.VSM SDRAM Write/Read
- 4.Interrupt Lines
- 5.VSM Interconnection
- 6.UART

AVENC Menu

1.Empress 2. Video Input Processors

Empress Menu

1.Version number

Video Input Processors Menu

1.SAA7118 I2C Access

NVRAM Menu

- 1.Read Error Log
- 2.Reset Error Log
- 3.Read DVIO Unique ID

Analogue Board Menu

- 1.Echo
- 2.Obsolete
- 3. Route Video Input back to Digital board
- 4. Route Audio Input back to Digital board
- 5.Flash Checksum
- 6.Versions 7.Components -> 8.Re-virginize Recorder ->

Analogue Board Versions Menu

- 1.Hardware Version
- 2.Bootcode version
- 3.Application version
- 4. Diagnostics version
- 5.Download version

Analogue Components Menu

- 1.Tuner
- 2.Data Slicer
- 3.Sound Processor
- 4.AV Selector
- 5.NVRAM

Analogue Board Re-virginize Menu

- 1.Re-virginize Recorder
- 2.Set Virgin-bit
- 3.Clear Virgin-bit
- 4. Store external presets

Front Panel Menu

- 1.Echo
- 2.Version
- 3.Flap Control
- 4.Segment Test 5.Light Labels
- 6.Led test
- 7.Keyboard test
- 8.Remote Control
- 9.Beep
- 10.Disc Bar
- 11.Disc Bar Dots
- 12.Vu Grid
- 13 Dimmer
- 14.Blink
- 15.Light All Segments

Flap Control Menu

- 1.Open Flap
- 2.Close Flap

Segment Test Menu

- 1.Starburst
- 2.Light Horizontal Segments
- 3.Light Vertical Segments
- 4.Light All Segments

Basic Engine Menu

- 1.Reset
- 2.S2B Pass-through
- 3.S2B Echo
- 4.Focus On
- 5.Focus Off
- 6.Version
- 7.Self Test
- 8.Get Self Test Result
- 9.Basic Engine Test
- 10.Laser Test
- 11.Focus Test
- 12.Tilt Test
- 13.Optimise Jitter
- 14.Statistics Info
- 15.Log
- 16.Spindle Motor 17.Radial
- 18.Sledge -
- 19.Tray
 - e. I ray

Basic Engine Error Log

- 1.Read Error Log
- 2.Reset Error Log

Basic Engine Spindle Motor Menu

- 1.Spindle Motor On
- 2. Spindle Motor Off
- 3. Spindle Motor Test

Basic Engine Radial Menu

- 1.Radial On
- 2.Radial Off
- 3. Radial Initialisation
- 4. Radial ATLS Calibration

Basic Engine Sledge Menu

- 1.Sledge test
- 2.Sledge test slow

Basic Engine Tray Menu

- 1.Tray In
- 2.Tray Out

DVIO Menu

- 1.Check Presence
- 2.Reset
- 3.Access
- 4.Error Codes
- 5. Module Identifiers
- 6.Led

DVIO Led Menu

- 1.Led On
- 2.Led Off

Progressive Scan Board Menu

- 1.I2C Access
- 2.Test Image On
- 3.Test Image Off

Loop Tests Menu

- 1.Digital Board Loops
- 2.User/Dealer Loops
- 3.System Loops
- 4.Basic Engine Loops

Digital Board Loops Menu

- 1.Obsolete
- 2. Digital Video Loop
- 3.Digital Video Loop VBI

User/Dealer Loops Menu

- 1.User/Dealer Audio Loop
- 2.User/Dealer Video Loop
- 3.User/Dealer Video Loop VBI

System Loops Menu

- 1.System Video Loop
- 2.System Video Loop VBI
- 3.System Audio Loop SCART(EURO)
- 4.System Audio Loop CINCH (NAFTA)

Basic Engine Loops Menu

- 1.Basic Engine write read
- 2.Basic Engine write read endless loop

Log Menu

- 1.Read Error Log
- 2.Reset Error Log

Script Menu

- 1.User/Dealer Script
- 2.Player Script

5.4 Nuclei Error Codes

In the following table the error codes will be described.

Error Nr	Error String
10000	"Checksum is OK"
10001	"segment name Checksum doesn't match" or "seg- ment name segment not found"
10100	ш
10101	"FLASH 1 Write access test failed"
10200	пи
10201	"FLASH 2 Write access test failed"
10300	""
10301	"FLASH write test failed"
10302	"FLASH write command failed"
10303	"FLASH write test done max. number of times"
10400	нн
10401	"HostDec SDRAM Memory data bus test goes wrong."
10402	" HostDec SDRAM Memory address bus test goes wrong."
10403	" HostDec SDRAM Physical memory device test goes wrong."
10500	пн
10501	" HostDec SDRAM Memory data bus test goes wrong."
10502	" HostDec SDRAM Memory address bus test goes wrong."
10503	" HostDec SDRAM Physical memory device test goes wrong."
10600	н
10601	"HostDec DRAM Memory data b us test goes wrong."
10602	"HostDec DRAM Memory address bus test goes wrong."
10603	"HostDec DRAM Physical memory device test goes wrong."
10700	111
10701	"HostDec DRAM Memory data b us test goes wrong."
10702	"HostDec DRAM Memory addres; bus test goes wrong."
10703	"HostDec DRAM Physical memiry device test goes wrong."

Error Nr	Error String
10800	"Host Decoder version(cut) number: version number: "Digital hardware version"
10801	"Can not find version in FLASH."
10900	пп
10901	"Error muting audio"
11000	ш
11001	"Error demuting audio"
11500	ш
11501	"Init of I2C failed"
11502	"The selection of the clock source failed"
11504	"The demute of the audio failed"
11600	uu .
11601	"Init of I2C failed"
11602	"The mute of the audio failed"
11700	н
11701	"Init of I2C failed"
11702	"The muting of the audio failed"
11703	"The demute of the audio failed"
11704	"The selection of the clock source failed"
11707	"Setup of Front panel failed"
11708	"Sine on Front panel keyboard failed"
11800	ш
11801	"Init of I2C failed"
11802	"The muting of the audio failed"
11803	"The demute of the audio failed"
11804	"The selection of the clock source failed"
11805	"Error cannot start VSM audio in port"
11900	н
11901	"Init of I2C failed"
11902	"The muting of the audio failed"
11903	"The demute of the audio failed"
11904	"The selection of the clock source failed"
11905	"Error cannot start VSM audio in port"
12000	н
12001	"Invalid input
12100	""
12200	111
12201	"I2C bus busy before start"
12202	"NVRAM access time-out"
12203	"No NVRAM acknowledge"
12204	"NVRAM time-out"
12205	"NVRAM Write/Read back failed"
12300	ш
12301	"I2C bus busy before start"
12302	"NVRAM read access time-out"
12303	"No NVRAM read acknowledge"
12304	"NVRAM read failed"
13000	"Bootcode application version : bootversion"
13001	"Can not find version in FLASH."
13100	"Recorder application version : recorderversion"
13101	"Can not find version in FLASH."
13200	"Diagnostics application version : diagversion"
13201	"Can not find version in FLASH."
13300	"Download application version : downloadversion"
13301	"Can not find version in FLASH."
13700	III
13701	"Turning off MacroVision failed"
20000	""
20001	"I2C bus busy before start"
20002	"Video Encoder access time-out"
20003	"No acknowledge from Video Encoder"

IE N	In Oil
Error Nr	Error String
20004	"No data send/received to or from Video Encoder"
20005	"SAA7118 VIP can not be initialised"
20200	HIOO has been before should
	"I2C bus busy before start"
20202	"SAA7118 VIP access time-out"
20203	"No acknowledge from SAA7118 VIP"
20204	"No data received from SAA7118 VIP"
20300	III Care a codia con della CDAM concernationali distribution
20301	"Error audio encoder SRAM access cannot initialise I2C"
20302	"Error audio encoder SRAM access cannot reset DSP through I2C"
20303	"Error audio encoder SRAM access cannot download boot"
20304	"Error audio encoder cannot download test code"
20305	"Error audio encoder cannot obtain result of test"
20306	"Error audio encoder SRAM access stuck-at-zero data line "
20307	"Error audio encoder SRAM access stuck-at-one data line "
20308	"Error audio encoder SRAM access stuck-at-one address line "
20309	"Error audio encoder SRAM access address line address line x is connected to data line data line y"
20310	"Error audio encoder SRAM access address lines address line x and address line y are connected "
20311	"Error audio encoder SRAM access data lines data line x and data line y are connected "
20312	"Error audio encoder SRAM access illegal data re- ceived"
20400	ми
20401	"Error audio encoder access cannot initialise 2C"
20402	"Error audio encoder access cannot reset DSP through I2C"
20403	"Error audio encoder accessing ICR register"
20404	"Error audio encoder access stuck-at-zero of data line "
20405	"Error audio encoder access stuck-at-one of data line "
20406	"Audio encoder access data lines data line x and data line y are interconnected "
20500	IIII
20501	"Error audio encoder SRAM WRR cannot initialise
20502	"Error audio encoder SRAM WRR cannot reset DSP through I2C"
20503	"Error audio encoder WRR cannot download boot"
20504	"Error audio encoder cannot download test code"
20505	"Error audio encoder SRAM WRR cannot obtain result of test"
20506	"Error audio encoder WRR SRAM stuck-at-¿ero data bit "
20507	"Error audio encoder WRR SRAM stuck-at-one data bit "
20508	"Error audio encoder WRR SRAM data lines data
20509	line x and data line y are connected" "Error audio encoder WRR SRAM illegal data re-
20600	ceived"
	"Error audio opoodor interrupt accest initialia in O
20601	"Error audio encoder interrupt cannot initialise C"
	"Error audio encoder interrupt cannot reset ISP through I2C"
20603	"Error audio encoder cannot download test code"
20604	"Error occurred accessing VSM"
20605	"Audio encoder interrupt not received"

Error Nr	Error String
20606	"Error occurred while activating the encoder"
20607	"Error audio encoder interrupt cannot initialise empress"
20608	"Error occurred while getting interrupt reason"
20700	ни
20701	"Error audio encoder I2C cannot reset DSF through I2C"
20702	"Error audio encoder cannot download boot"
20703	"Error audio encoder cannot download TEST code"
20704	"Error audio encoder I2C bus busy"
20705	"Error audio encoder I2C cannot write slave address"
20706	"Error audio encoder I2C no acknowledge re- ceived"
20707	"Error audio encoder I2C cannot send/receive data"
20708	"Error audio encoder received data through I2C was invalid"
20800	нв
20801	"I2C access failed."
20802	"SAA7118 VIP can not be initialised."
20803	"Invalid input"
20900	"B1.B2. B3.B4. B5.B6. B7.B8. B9.B10. B11.B12."
20901	"Firmware download of EMPRESS failed"
20902	"I2C bus busy before start"
20903	"EMPRESS access time-out"
20904	"No acknowledge from the EMPRESS"
20905	"No data send to the EMPRESS"
20906	"No data received from the EMPRESS"
30000	ин
30001	"VSM SDRAM Bank1 Memory databus test goes wrong."
30002	"VSM SDRAM Bank1 Memory addressbus test goes wrong."
30003	"VSM SDRAM Bank1 Physical memory device test goes wrong."
30004	" VSM SDRAM Bank2 Memory databus test goes wrong."
30005	" VSM SDRAM Bank2 Memory addressbus test goes wrong."
30006	" VSM SDRAM Bank2 Physical memory device test goes wrong."
30007	"VSM SDRAM Bank1 VSM interrupt register A has a -stuck at- error for value:"
30008	"VSM SDRAM Bank2 VSM interrupt register A has a -stuck at- error for value:"
30100	
30101	"VSM SDRAM Bank1 Memory databus test goes wrong."
30102	"VSM SDRAM Bank1 Memory addressbus test goes wrong."
30103	"VSM SDRAM Bank1 Physical memory device test goes wrong."
30104	" VSM SDRAM Bank2 Memory databus test goes wrong."
30105	" VSM SDRAM Bank2 Memory addressbus test goes wrong."
30106	" VSM SDRAM Bank2 Physical memory device test goes wrong."
30200	H1
30201	"VSM SDRAM Bank1 Memory databus test goes wrong."
30202	"VSM SDRAM Bank1 Memory addressbus test goes wrong."

	4
Error Nr	Error String
30203	"VSM SDRAM Bank1 Physical memory device test
	goes wrong."
30204	" VSM SDRAM Bank2 Memory databus test goes wrong."
30205	" VSM SDRAM Bank2 Memory addressbus test
	goes wrong."
30206	" VSM SDRAM Bank2 Physical memory device
	test goes wrong."
30300	ми
30301	"VSM interrupt register A has a -stuck at- error for
	value:"
30302	"VSM interrupt register B has a -stuck at- error for value:"
30303	"Interrupt A wasn't raised."
30304	"Interrupt B wasn't raised."
30305	"Interrupts A and B were raised."
30400	пп
30401	"VSM SDRAM Bank1 Memory databus test goes
00401	wrong."
30402	"VSM SDRAM Bank1 Memory addressbus test
00102	goes wrong."
30403	"VSM SDRAM Bank1 Physical memory device test
00.00	goes wrong."
30404	" VSM SDRAM Bank2 Memory databus test goes
	wrong."
30405	" VSM SDRAM Bank2 Memory addressbus test
	goes wrong."
30406	" VSM SDRAM Bank2 Physical memory device
	test goes wrong."
30500	ии
30501	"Communication with the analogue board fails."
30502	"Echo test to analogue board returned wrong
	string."
40000	ш
40001	"NVRAM Reset; I2C failed"
40100	"NVRAM address = 0xaddress -> Byte value =
	0xvalue"
40101	"NVRAM Read; I2C failed"
40102	"NVRAM Read; Invalid input"
40200	н
40201	"NVRAM Modify; I2C failed"
40202	"NVRAM Modify; Invalid input"
40300	"DV Unique ID = id"
40301	"NVRAM Read DV Unique ID; I2C failed"
40400	"\r\n Error log:\r\n errorString \r\n \O "
40400	"NVRAM error log; I2C failed"
40401	
	"NVRAM error log is invalid"
40403	"Front panel failed"
40700	
40701	"NVRAM error log reset; I2C failed"
40900	"Region code Change counter is reset"
40901	"NVRAM region code reset; I2C failed"
41000	118
41001	"NVRAM Store DV Unique ID; I2C failed"
41002	"NVRAM Store DV Unique ID; Invalid input"
50000	ни
50007	"Execution of the command on the a nalogue board
	failed."
50008	"The frontpanel could not be access ed by the ana-
	logue board."
50009	"The echo from the frontpanel processor was not
	correct."
50100	" Front panel version: FPversion "

Error Nr	Error String
50102	"Execution of the command on the analogue board failed."
50103	"The frontpanel could not be accessed by the ana
30100	logue board."
50200	""
50204	"Execution of the command on the analogue board failed."
50205	"The frontpanel could not be accessed by the ana logue board."
50206	"The frontpanel did not show a starburst."
50207	"The user skipped the FP-which pattern test."
50208	"The user returned an unknown confirmation: con firmation "
50209	"The frontpanel did not show horizontal segments.
50210	"The frontpanel did not show vertical segments."
50300	ин
50304	"Execution of the command on the analogue board failed."
50305	"The frontpanel could not be accessed by the analogue board."
50306	"The frontpanel did not light all labels."
50307	"The user skipped the rest of the FP-label test."
50308	"The user returned an unknown confirmation: confirmation"
50400	ни
50404	"Execution of the command on the analogue board failed."
50405	"The frontpanel could not be accessed by the analogue board."
50406	"The LED's could not be turned on."
50407	"The user skipped the rest of the FP-LED test."
50408	"The user returned an unknown confirmation: confirmation"
50500	пн
50502	"Front panel Keyboard; test failed"
50503	"Front panel Keyboard; test aborted"
50504	"Front panel Keyboard; not all keys were pressed"
50505	"Front panel keyboard I2C connection failed"
50506	"Unable to get slashversion"
50600	011
50602	"Front panel Remote control; test failed"
50603	"Front panel Remote control; test aborted"
50604	"Front panel remote control; can not access FP"
50605	"Front panel remote control; no user input re- ceived"
50700	па
50701	"Execution of the command on the analogue board failed."
50702	"The frontpanel could not be accessed by the analogue board."
50703	"The frontpanel did not show a starburst."
50704	"The user skipped the FP-starburst test."
50705	"The user returned an unknown confirmation: confirmation "
50800	ш
50801	"Execution of the command on the analogue board failed."
50802	"The frontpanel could not be accessed by the analogue board."
50803	"The frontpanel did not show vertical segments."
0804	"The user skipped the FP-vertical segments test."
50805	"The user returned an unknown confirmation: confirmation "
0900	iii

Error Nr	Error String
50901	"Execution of the command on the analogue board
	failed."
50902	"The frontpanel could not be accessed by the analogue board."
50903	"The frontpanel did not show horizontal segments."
50904	"The user skipped the FP-horizontal segments test."
50905	"The user returned an unknown confirmation: confirmation "
51400	н
51401	"Execution of the command on the analogue board failed."
51402	"The frontpanel could not be accessed by the analogue board."
51403	"The beeper did not sound."
51404	"The user skipped the FP-Beep test."
51405	"The user returned an unknown confirmation: confirmation"
51500	NH
51501	"Execution of the command on the analogue board failed."
51502	"The frontpanel could not be accessed by the analogue board."
51503	"The discbar did not display properly."
51504	"The user skipped the discbar test."
51505	"The user returned an unknown confirmation: confirmation"
51600	UII
51601	"Execution of the command on the analogue board failed."
51602	"The frontpanel could not be accessed by the analogue board."
51603	"The discbar dots did not display properly."
51604	"The user skipped the discbar dots test."
51605	"The user returned an unknown confirmation: confirmation"
51700	пп
51701	"Execution of the command on the analogue board failed."
51702	"The frontpanel could not be accessed by the analogue board."
51703	"The VU grid did not display properly."
51704	"The user skipped the VU gridtest."
51705	"The user returned an unknown confirmation: confirmation"
51800	пп
51801	"Execution of the command on the analogue board failed."
51802	"The frontpanel could not be accessed by the analogue board."
51803	"The frontpanel could not be dimmed."
51804	"The user skipped the FP-Dim test."
51805	"The user returned an unknown confirmation: confirmation"
51900	пп
51901	"Execution of the command on the analogue board failed."
51902	"The frontpanel could not be accessed by the araalogue board."
51903	"The frontpanel did not show segments blinking."
51904	"The user skipped the FP-blinking test."
51905	"The user returned an unknown confirmation: confirmation"
52000	пн

Error Nr	Error String
52001	"Execution of the command on the analogue board failed."
52002	"The frontpanel could not be accessed by the ana logue board."
52003	"The frontpanel did not show all segments lit."
52004	"The user skipped the FP-light all segments test."
52005	"The user returned an unknown confirmation: confirmation"
52200	н
52201	"Communication with Analogue Board fails."
52202	"Frontpanel can not be accessed by the Analogue Board."
52300	ин
52301	"Communication with Analogue Board fails."
52302	"Frontpanel can not be accessed by the Analogue Board."
60000	ин
60100	ин
60101	"Basic Engine returned error numbe 0xerrornumber"
60102	"Parity error from Basic Engine to Serial"
60103	"Communication time-out error"
60104	"Unexpected response from Basic Engine"
60105	"Echo loop could not be closed"
60106	"Wrong echo pattern received"
60200	"Version: nr1.nr2.nr3"
60201	"Basic Engine returned error numbe 0xerrornumber"
60202	"Parity error from Basic Engine to Serial"
60203	"Communication time-out error"
60204	"Unexpected response from Basic Engine"
60205	"Front Panel failed."
60300	ин
60301	"Basic-Engine time-out error"
60400	нн
60401	"Basic Engine returned error numbe 0xerrornumber"
60402	"Parity error from Basic Engine to Serial"
60403	"Communication time-out error"
60404	"Unexpected response from Basic Engine"
60405	"Focus loop could not be closed"
60500	пи
60501	"Basic Engine returned error numbe 0xerrornumber"
60502	"Parity error from Basic Engine to Serial"
60503	"Communication time-out error"
60504	"Unexpected response from Basic Engine"
60600	ни
60601	"Basic Engine returned error numbe 0xerrornumber"
60602	"Parity error from Basic Engine to Serial"
60603	"Communication time-out error"
60604	"Unexpected response from Basic Engine"
60700	111
60701	"Basic Engine returned error number oxerrornumber"
60702	"Parity error from Basic Engine to Serial"
00700	"Communication time-out error"
60703	
60703 60704	"Unexpected response from Basic Engine"
	"Unexpected response from Basic Engine"
60704	

Error Nr	Error String
60803	"Communication time-out error"
60804	"Unexpected response from Basic Engine"
	"Radial loop could not be closed"
60805	"Radial loop could not be closed"
60900	
60901	"Basic Engine returned error number Oxerrornumber"
60902	"Parity error from Basic Engine to Serial"
60902	"Communication time-out error"
	"Unexpected response from Basic Engine"
60904	"Unexpected response from Basic Engine
61500	
61501	"Basic Engine returned error number Oxerrornumber"
61502	"Parity error from Basic Engine to Serial"
61502	"Communication time-out error"
61504	"Unexpected response from Basic Engine"
61600	
61601	"Basic Engine returned error number
01000	0xerrornumber"
61602	"Parity error from Basic Engine to Serial"
61603	"Communication time-out error"
61604	"Unexpected response from Basic Engine"
61700	
61701	"BE tray-in command failed"
61702	"BE read-TOC command failed"
61703	"BE VSM interrupt initialisation failed"
61704	"BE set irq command failed"
61705	"BE no disc or wrong disc inserted"
61706	"BE rec-pause command failed"
61707	"BE VSM BE out DMA initialisation failed"
61708	"BE VSM BE out initialisation failed"
61709	"BE VSM BE out DMA start failed"
61710	"BE VSM BE out start failed"
61711	"BE rec command failed"
61712	"BE VSM out underrun error occurred"
61713	"BE record complete interrupt not raised"
61714	"BE get irq command failed"
61715	"BE no interrupt was raised by BE"
61716	"BE VSM DMA out not finished"
61717	"BE stop command after writing failed"
61718	"BE VSM Sector processor initialisation failed"
61719	
01/19	"BE VSM sector processor DMA initialisation failed"
61720	"BE VSM sector processor DMA staint failed"
61721	"BE VSM sector processor start failed"
61721	"BE seek command failed"
61723	
61724	"BE VSM sector processor error occurred" "BE read timeout occurred"
61725	"BE stop command after reading fail ed"
61726	"BE difference found in data at disc sector 0xdiscsector"
61707	
61727	"This nucleus cannot be executed because the Self-Test failed"
61800	III
61801	"BE i2c initialisation failed"
61802	"This nucleus cannot be executed because the
01802	Self-Test failed"
61900	nn
	"The Colffoot foiled with requite Out of Overes and
61901	"The SelfTest failed with result: 0xnr1 0xnr2 0xnr3"
61902	"Basic Engine returned error number 0xerrornumber"
61903	"Parity error from Basic Engine to Serial"
61904	"Communication time-out error"
3.304	Communication tille-out error

Error Nr	Error String
61905	"Unexpected response from Basic Engine"
62000	ш
62001	"Self-Test : errorstring1 Laser-Test
	errorstring2 SpindleM-Test: errorstring3 Sledg
	eM-Test: errorstring4 Focus-Test: errorstring5
62100	"The forward sense level is 0xlevel"
62101	"Basic Engine returned error numbe
	0xerrornumber"
62102	"Parity error from Basic Engine to Serial"
62103	"Communication time-out error"
62104	"Unexpected response from Basic Engine"
62200	пп
62201	"The BE-self-diagnostic-spindle-motor-test failed"
62202	"Basic Engine returned error numbe
02202	Oxerrornumber"
62203	"Parity error from Basic Engine to Serial"
62204	"Communication time-out error"
62205	"Unexpected response from Basic Engine"
62300	onexpected response from Basic Engine
62301	"The BE-focus-test failed"
62302	"Basic Engine returned error numbe
60000	Oxerrornumber"
62303	"Parity error from Basic Engine to Serial"
62304	"Communication time-out error"
62305	"Unexpected response from Basic Engine"
62400	III
62401	"The BE-self-diagnostic-sledge-motor-test failed"
62402	"Basic Engine returned error number
	0xerrornumber"
62403	"Parity error from Basic Engine to Serial"
62404	"Communication time-out error"
62405	"Unexpected response from Basic Engine"
62500	пі
62600	nii
62700	"BE EEPROM address = address -> Byte value =
	0xvalue"
62701	"Basic Engine returned error number
	Oxerrornumber"
62702	"Parity error from Basic Engine to Serial"
62703	"Communication time-out error"
62704	"Unexpected response from Basic Engine"
62705	"BE read EEPROM; invalid input"
62800	III
62801	Basic Engine returned error number
02001	"Basic Engine returned error number Oxerrornumber"
62802	"Parity error from Basic Engine to Serial"
02002	Panty error from basic chaine to Senai
20000	
62803	"Communication time-out error"
62804	"Communication time-out error" "Unexpected response from Basic Engine"
628 0 4 628 0 5	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input"
62804 62805 62900	"Communication time-out error" "Unexpected response from Basic Engine"
628 0 4 628 0 5	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" ""
62804 62805 62900	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" ""
62804 62805 62900	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" "" "Basic Engine returned error number Oxerrornumber" "Parity error from Basic Engine to Serial"
62804 62805 62900 62901	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" "" "Basic Engine returned error number Oxerrornumber"
62804 62805 62900 62901 62902 62903	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" "" "Basic Engine returned error number Oxerrornumber" "Parity error from Basic Engine to Serial"
62804 62805 62900 62901 62902 62903 62904	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" "" "Basic Engine returned error number Oxerrornumber" "Parity error from Basic Engine to Serial" "Communication time-out error" "Unexpected response from Basic Engine"
62804 62805 62900 62901 62902 62903 62904 62905	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" "" "Basic Engine returned error number Oxerrornumber" "Parity error from Basic Engine to Serial" "Communication time-out error"
62804 62805 62900 62901 62902 62903 62904 62905 63000	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" "" "Basic Engine returned error number Oxerrornumber" "Parity error from Basic Engine to Serial" "Communication time-out error" "Unexpected response from Basic Engine" "Radial loop could not be closed"
62804 62805 62900 62901 62902 62903 62904 62905	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" "" "Basic Engine returned error number Oxerrornumber" "Parity error from Basic Engine to Serial" "Communication time-out error" "Unexpected response from Basic Engine" "Radial loop could not be closed" "" "Basic Engine returned error number
62804 62805 62900 62901 62902 62903 62904 62905 63000	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" "" "Basic Engine returned error number Oxerrornumber" "Parity error from Basic Engine to Serial" "Communication time-out error" "Unexpected response from Basic Engine" "Radial loop could not be closed" "" "Basic Engine returned error number Oxerrornumber"
62804 62805 62900 62901 62902 62903 62904 62905 63000	"Communication time-out error" "Unexpected response from Basic Engine" "BE write EEPROM; invalid input" "" "Basic Engine returned error number Oxerrornumber" "Parity error from Basic Engine to Serial" "Communication time-out error" "Unexpected response from Basic Engine" "Radial loop could not be closed" "" "Basic Engine returned error number

Error Nr	Error String
63100	" Number of times Tray went Open/Closed : nr1"
	Total hours the CD laser was on: nr2"" Total hours
	the DVD laser was on: nr3"" Total hours the write
20101	laser was on : nr4"
63101	"Basic Engine returned error number
00400	0xerrornumber"
63102	"Parity error from Basic Engine to Serial"
63103	"Communication time-out error"
63104	"Unexpected response from Basic Engine"
63200	пп
63201	"Basic Engine returned error number
	0xerrornumber"
63202	"Parity error from Basic Engine to Serial"
63203	"Communication time-out error"
63204	"Unexpected response from Basic Engine"
63300	Momentary errors (Byte 1 - Byte 7): 0xb1 0xb2
	0xb3 0xb4 0xb5 0xb6 0xb7 Cumulative errors
	(Byte 1 - Byte 7): : 0xb1 0xb2 0xb3 0xb4 0xb5 0xb6
	0xb7 Fatal errors (Oldest - Youngest) : : 0xb1
63301	0xb2 0xb3 0xb4 0xb5
63301	"Basic Engine returned error number Oxerrornumber"
63302	"Parity error from Basic Engine to Serial"
63303	"Communication time-out error"
63304	"Unexpected response from Basic Engine"
63400	
63401	"Basic Engine returned error number
	0xerrornumber"
63402	"Parity error from Basic Engine to Serial"
63403	"Communication time-out error"
63404	"Unexpected response from Basic Engine"
63500	111
63501	"Basic Engine returned error number
	0xerrornumber"
63502	"Parity error from Basic Engine to Serial"
63503	"Communication time-out error"
63504	"Unexpected response from Basic Engine"
63505	"errorstring ÖThe basic engine will reject all player
	commands"
63900	1111
63901	"Basic Engine returned error number
	0xerrornumber"
63902	"Parity error from Basic Engine to Serial"
63903	"Communication time-out error"
63904	"Unexpected response from Basic Engine"
64000	"BE OPU number = opunumber"
64001	"Basic Engine returned error number
	Oxerrornumber"
64002	"Parity error from Basic Engine to Serial"
64003	"Communication time-out error"
64004	"Unexpected response from Basic Engine"
64100	
04100	"The data was successfully written on and pad from a DVD disc"
64101	"The tray-in command failed"
64102	"The read-TOC command failed"
64103	"The VSM interrupt initialisation failed"
64104	"The set irq command failed"
64105	"No disc or wrong disc inserted"
64106	"The rec-pause command failed"
64107	"The VSM BE out DMA initialisation failed"
64108	"The VSM BE out initialisation failed"
04100	
64109	"The VSM BE out DMA start failed"
64109	"The VSM BE out DMA start failed"

Error Nr	Error String
64112	"The VSM out underrun error occurred"
64113	"The record complete interrupt was not raised"
64114	"The get irq command failed"
64115	"There was no interrupt raised by BE"
64116	"The VSM DMA did not finished"
64117	"The stop command after writing failed"
64118	"The VSM Sector processor initialisation failed"
64119	"The VSM sector processor DMA initialisation
	failed"
64120	"The VSM sector processor DMA start failed"
64121	"The VSM sector processor start failed"
64122	"The seek command failed"
64123	"The VSM sector processor error occurred"
64124	"The read timeout occurred"
64125	"The stop command after reading failed"
64126	"There was a difference found in data at a specific
	disc sector"
64127	"The result of the self test contains errors"
64128	"An error interrupt was raised by BE"
64129	"The calibrate-record command failed"
64130	"To many retries"
64131	"BE update RAI command after writing failed"
64132	"BE find first recordable address command failed"
64133	"DVD+R disc is full"
64200	411
64201	"BE i2c initialisation failed"
64202	"This nucleus cannot be executed because the
	Self-Test failed"
70000	"Echo test OK"
70001	"Echo test returned wrong string."
70002	"Communication with Analogue Board fails"
70300	"SoftwareVersion"
70301	"Can not find segment in FLASH ROM on the Ana-
	logue Board"
70302	"Communication with Analogue Board fails"
70400	"HardwareVersion"
70401	"Can not find segment in FLASH ROM on the Analogue Board"
70402	"Communication with Analogue Board fails"
70500	"Clock adjusted OK"
70500	"Can not adjust the clock on the Analogue Board."
70501	"Wrong date/time text size."
	"Communication with Analogue Board fails"
70503 70600	"Tuner accessibility test OK"
70600	"Can not access tuner on the Analogue Board."
70602	"Communication with Analogue Board fails"
70700	"Frequency download OK"
70701	"Wrong frequency table size."
70702	"Can not download the frequency table into the an- alogue NVRAM."
70703	"Can not download the frequency table into the an-
70703	alogue NVRAM."
70704	"Communication with Analogue Board fails"
70800	"Data slicer test OK"
70801	"Test of the Data slicer on the Analogue Board
, 0001	fails."
70802	"Communication with Analogue Board fails"
70900	"Sound Processor test OK"
70901	"Test of the Sound Processor on the Analogue
. 5561	Board fails."
70902	"Communication with Analogue Board fails"
71000	"AV Selector test OK"
	1

Error Nr	Error String
71001	"Test of the AV Selector on the Analogue Board
71001	fails."
71002	"Communication with Analogue Board fails"
71100	"NVRAM test OK"
71101	"Test of the NVRAM on the Analogue Board fails."
71102	"Communication with Analogue Board fails"
71200	"Video routing on the Analogue Board OK"
71201	"Routing the video on the Analogue Board fails."
71202	"Invalid input."
71203	"Communication with Analogue Board fails"
71300	"Audio routing on the Analogue Board OK"
71301	"Routing the audio on the Analogue Board fails."
71302	"Invalid input."
71303	"Communication with Analogue Board fails"
71500	""
71501	"Invalid slash version, default slash version is set."
71502	"Setting the slash version on the Analogue Board
1.1002	fails."
71503	"Communication with Analogue Board fails"
71600	"ApplicationVersion"
71601	"Can not find segment in FLASH ROM on the Ana-
	logue Board"
71602	"Communication with Analogue Board fails"
71700	"DiagnosticsVersion"
71701	"Can not find segment in FLASH ROM on the Ana-
	logue Board"
71702	"Communication with Analogue Board fails"
71800	"DownloadVersion"
71801	"Can not find segment in FLASH ROM on the Ana-
	logue Board"
71802	"Communication with AnalogueBoard fails"
72300	110
72000	111
72001	"Adjusting BarGraphLevel failed"
72002	"Communication with AnalogueBoard fails"
72100	1111
72101	"Storing clock correction failed"
72102	"Value out of range : default value stored "
72103	"Invalid input."
72104	"Communication with Analogue Board fails"
72200	10 11
72201	"Initialising the 1Hz signal on the Clock IC failed"
72202	"Communication with Analogue Board fails"
72301	"Clearing the NVRAM on the Analog ue Board fails"
72302	"Communication with Analogue Board fails"
72400	"segment checksum is : checksum which is cor-
	rect" for every segment
72401	"segment could not be found" or "segment check-
	sum is: checksumC, however it should be: check-
	sumE" for every segment
72402	"Communication with Analogue Boa. rd fails"
72900	"Date received"
72901	"Data returned"
72902	"Communication on I2C-bus falled on the Analogue Board fails."
72903	"Communication with Analogue Boa rd fails"
73000	"" Tommunication with Analogue soa to lails"
73000	
73001	"Storing the external presets on the Analogue Board fails"
73002	"Communication with Analogue Boa rd fails"
73100	"0xslashversion" where slashvesio n is the slash
• •	version read from the analogue loard
73101	"Error while reading out slash vesio n."

Error Nr	Error String
73102	"I2C Write error."
73103	"I2C Read error."
73104	"Communication with Analogue Board fails"
73200	пп
73201	"Storing the Reference Voltage for the Tuner failed"
73202	"Invalid input."
73203	"Communication with Analogue Board fails"
80000	"The DVIO module is present in the system."
80001	"The DVIO module is not present in the system."
80100	"The DVIO module has been reset OK."
80101	"The DVIO module is not present in the system."
80102	"The DVIO module could not be reset."
80103	"Could not initialise I2C before Reset."
80200	"The accessibility of the DVIO module is OK."
80201	"The DVIO board is not present in this DVDR."
80202	"Could not initialise I2C."
80203	"Unable to reset the DVIO module."
80204	"Unable to receive the reset indication from the DVIO module."
80205	"Unable to send the configuration to the DVIO module."
80206	"Unable to download the chip ID to the DVIO module."
80207	"Unable to set the mode of the DVIO module to IDLE."
80208	"Software Error in function HandleStateAwaitingReply!!"
80209	"Maximal number of retries reached by HandleS- tateSending !!"
80210	"Maximal number of retries (NACKs) reached (HandleStateSending)"
80211	"We tried to receive a reply for DVIO_MAX_RETRIES_ACKREPLY times !!"
80212	"We tried to receive a reply for DVIO_MAX_RETRIES_REPLY times !!"
80213	"We tried to receive an Ack for DVIO_MAX_RETRIES_ACK times!!"
80214	"VSM UART error timeout transmitting command"
80215	"VSM UART error timeout receiving reply"
80216	"VSM UART frame error occurred receiving from DVIO board"
80217	"VSM UART parity error occurred receiving from DVIO board"
80218	"The confirmation/indication from the DVIO module is invalid."
80300	"The accessibility of the DVIO module is OK."
80301	"The DVIO board is not present in this DVDR."
80302	"Could not initialise I2C."
80303	"Unable to reset the DVIO module."
80304	"Unable to receive the reset indication from the DVIO module."
80305	"Unable to send the configuration to the DVIO module."
80306	"Unable to download the chip ID to the DVIO module."
80307	"Unable to set the mode of the DVIO module to IDLE."
80308	"Software Error in function HandleStateAwaitingReply !!"
80309	"Maximal number of retries reached by HandleStateSending !!"
80310	"Maximal number of retries (NACKs) reached (HandleStateSending)"

Error Nr	Error String
80311	"We tried to receive a reply for DVIO_MAX_RETRIES_ACKREPLY times !!"
80312	"We tried to receive a reply for DVIO_MAX_RETRIES_REPLY times !!"
80313	"We tried to receive an Ack for DVIO_MAX_RETRIES_ACK times!!"
80314	"VSM UART error timeout transmitting command"
80315	"VSM UART error timeout receiving reply"
80316	"VSM UART frame error occurred receiving from DVIO board"
80317	"VSM UART parity error occurred receiving from DVIO board"
80318	"The confirmation/indication from the DVIO module is invalid."
80400	"The accessibility of the DVIO module is OK."
80401	"The DVIO board is not present in this DVDR."
80402	"Could not initialise I2C."
80403	"Unable to reset the DVIO module."
80404	"Unable to receive the reset indication from the DVIO module."
80405	"Unable to send the configuration to the DVIO module."
80406	"Unable to download the chip ID to the DVIO module."
80407	"Unable to set the mode of the DVIO module to IDLE."
80408	"Software Error in function HandleStateAwaitingReply!!"
80409	"Maximal number of retries reached by HandleS-tateSending !!"
80410	"Maximal number of retries (NACKs) reached (HandleStateSending)"
80411	"We tried to receive a reply for DVIO_MAX_RETRIES_ACKREPLY times !!"
80412	"We tried to receive a reply for DVIO_MAX_RETRIES_REPLY times !!"
80413	"We tried to receive an Ack for DVIO_MAX_RETRIES_ACK times!!"
80414	"VSM UART error timeout transmitting command"
80415	"VSM UART error timeout receiving reply"
80416	"VSM UART frame error occurred receiving from DVIO board"
80417	"VSM UART parity error occurred receiving from DVIO board"
80418	"The confirmation/indication from the DVIO module is invalid."
80500	III
80501	"The DVIO board is not present in this DVDR."
80502	"The I2C could not be initialised."
80503	"The DVIO module could not be reset."
80504	"Unable to receive the reset indication from the DVIO module."
80505	"Unable to send the configuration to the DVIO module."
80506	"Unable to download the chip ID to the DVIO module."
80507	"Unable to set the mode of the DVIO module to IDLE."
80508	"Software Error in HandleStateAwaitingReply function!"
80509	"Maximal number of retries reached by Hande S-tateSending!"
80510	"Maximal number of retries (NACK's) reached "(HandleStateSending)
80511	"We tried to receive a reply for DVIO_MAX_RETRIES_ACKREPLY times!"

Error Nr	Error String
80512	"We tried to receive a reply for
80513	DVIO_MAX_RETRIES_REPLY times!" "We tried to receive an Acknowledge for
	DVIO_MAX_RETRIES_ACK times!"
80514	"VSM UART error timeout transmitting command"
80515	"VSM UART error timeout receiving reply"
80516	"VSM UART frame error occurred receiving from DVIO board"
80517	"VSM UART parity error occurred receiving from DVIO board"
80518	"The confirmation/indication from the DVIO module is invalid."
80519	"Setting the DVIO module in/out diagnostics mode failed"
80520	"Invalid input"
80521	"Getting the errors of the self-test failed"
80522	"Self-test failed"
80600	пн
80601	"The DVIO board is not present in this DVDR."
80602	"The I2C could not be initialised."
80603	"The DVIO module could not be reset."
80604	"Unable to receive the reset indication from the DVIO module."
80605	"Unable to send the configuration to the DVIO module."
80606	"Unable to download the chip ID to the DVIO module."
80607	"Unable to set the mode of the DVIO module to IDLE."
80608	"Software Error in HandleStateAwaitingReply function!"
80609	"Maximal number of retries reached by HandleS-tateSending!"
80610	"Maximal number of retries (NACK's) reached "(HandleStateSending)
80611	"We tried to receive a reply for DVIO_MAX_RETRIES_ACKREPLY times!"
80612	"We tried to receive a reply for DVIO_MAX_RETRIES_REPLY times!"
80613	"We tried to receive an Acknowledge for DVIO_MAX_RETRIES_ACK times!"
80614	"VSM UART error timeout transmitting command"
80615	"VSM UART error timeout receiving reply"
80616	"VSM UART frame error occurred receiving from DVIO board"
80617	"VSM UART parity error occurred receiving from DVIO board"
80618	"The confirmation/indication from the DVIO module is invalid."
80619	"Setting the DVIO module in/out diagnostics mode failed"
80700	ин
80701	"The DVIO board is not present in this DVDR."
80702	"The I2C could not be initialised."
80703	"The DVIO module could not be reset."
80704	"Unable to receive the reset indication from the DVIO module."
80705	"Unable to send the configuration to the DVIO module."
80706	"Unable to download the chip ID to the DVIO mod- ule."
80707	"Unable to set the mode of the DVIO module to IDLE."
	"Software Error in HandleStateAwaitingReply func-

Error Nr	Error String
80709	"Maximal number of retries reached by HandleS- tateSending!"
80710	"Maximal number of retries (NACK's) reached "(HandleStateSending)
80711	"We tried to receive a reply for DVIO_MAX_RETRIES_ACKREPLY times!"
80712	"We tried to receive a reply for
80713	DVIO_MAX_RETRIES_REPLY times!" "We tried to receive an Acknowledge for
00713	DVIO_MAX_RETRIES_ACK times!"
80714	"VSM UART error timeout transmitting command"
80715	"VSM UART error timeout receiving reply"
80716	"VSM UART frame error occurred receiving from DVIO board"
80717	"VSM UART parity error occurred receiving from DVIO board"
80718	"The confirmation/indication from the DVIO module is invalid."
80719	"Setting the DVIO module in/out diagnostics mode failed"
90121	"Error: audio data in host memory contains wrong frequency: frequency Hz"
90122	"Error: audio data in host memory contains si- lence!"
90123	"There is no correct audio frame in the buffer"
90124	"The audio frame has an illegal version bit"
90125	"The audio frame has an illegal bitrate-index"
90126	"The audio frame has an illegal sampling rate"
90127	"The CRC of the audio frame is wong"
90128	"The audio frame is not MPEG-I layer II!"
90129	"Error cannot de-mute DAC on analogue board"
90200	0.0
90201	"Initialisation of I2C failed"
90202	"Initialisation of VIP and EMPIRE ailed"
90203	"Initialisation of PLL / Link failed."
90204	"Next descriptor address set wrong."
90205	"Turning on the colourbar failed"
90206	"No I2C communication possible to start video encoder."
90207	"Starting the video encoder failed."
90208	"Transfer of data from video encoder to VSM failed."
90209	"Stopping the encoder failed."
90210	"Turning off the colourbar failed."
90211	"Cannot intialize hostdecoder paralel input"
90212	"Cannot initialise VSM AV-out DMA port"
90213	"Cannot initialise VSM AV-out port
90214	"Cannot start VSM AV-out DMA port"
90215	"Cannot start VSM AV-out port"
90216	"Transfer of data from VSM to hostd ecoder failed."
90217	"VSM and Hostdec memory do not match (compared after transfer)"
90218	"Decoding of the video data in the hostdecoder memory failed"
90219	"The data in the hostdecoder is no equal to a colourbar"
90220	"The video encoder did not return the Group Of Picture count."
90221	"The video encoder did not receive data from the VIP."
90223	"Initialisation of VIP and EMPRESS failed"
90224	"The video encoder did not return to e current status."

Error Nr	Error String
90225	"The video encoder timed out in BUSY mode. (no VIP input)"
90226	"The video encoder did not return the current bi trate."
90227	"The video encoder did not switch to ENCODING mode."
90228	"The video encoder could not start from STOP, IDLE mode."
90229	"The video encoder did not switch from IDLE to STOP mode."
90300	ш
90301	"Initialisation of I2C failed"
90302	"I2C communication to VIP failed"
90303	"Initialisation of VIP failed"
90304	"Generation of Close Caption data failed"
90305	"VIP not locked to video signal"
90306	"Initialisation of VBI Extractor failed
90307	"No CC data received"
90308	"Closed Caption data overrun"
90309	"Closed Caption data does not match"
90310	"Switch off ColourBar failed"
90400	HII
90401	"Initialisation of I2C failed"
90402	"Initialisation of VIP and EMPIRE failed"
90403	"Initialisation of PLL / Link failed."
90404	"Next descriptor address set wrong."
90405	"Turning on the colourbar failed"
90406	"No I2C communication possible to start video en-
	coder."
90407	"Starting the video encoder failed."
90408	"Transfer of data from video encoder to VSM failed."
90409	"Stopping the encoder failed."
90410	"Turning off the colourbar failed."
90411	"Cannot intialize hostdecoder parallel input"
90412	"Cannot initialise VSM AV-out DMA port"
90413	"Cannot initialise VSM AV-out port"
90414	"Cannot start VSM AV-out DMA port"
90415	"Cannot start VSM AV-out port"
90416	"Transfer of data from VSM to host decoder failed."
90417	"VSM and Hostdec memory do not match (compared after transfer)"
90418	"Decoding of the video data in the hostdecoder memory failed"
90419	"The data in the hostdecoder is not equal to a col- ourbar"
90420	"The video encoder did not return the Group Of Picture count."
90421	"The video encoder did not receive data from the VIP."
90422	"Execution of the command on the analogue board failed."
90423	"Initialisation of VIP and EMPRESS failed"
90424	"The video encoder did not return the current status."
90425	"The video encoder timed out in BUSY mode. (no VIP input)"
90426	"The video encoder did not return the current bi- trate."
90427	"The video encoder did not switch to ENCODING mode."
90428	"The video encoder could not start from STOP/IDLE mode."

Error Nr	Error String
90429	"The video encoder did not switch from IDLE to
	STOP mode."
90500	111
90501	"Initialisation of I2C failed"
90502	"I2C communication to VIP failed"
90503	"Initialisation of VIP failed"
90504	"Generation of Close Caption data failed"
90505	"VIP not locked to video signal"
90506	"Initialisation of VBI Extractor failed
90507	"No CC data received"
90508	"Closed Caption data overrun"
90509	"Closed Caption data does not match"
90510	"Switch off ColourBar failed"
90511	"Execution of the command on the analogue board failed."
90600	111
90601	"Initialisation of I2C failed"
90602	"Initialisation of VIP and EMPIRE failed"
90603	"Initialisation of PLL / Link failed."
90604	"Next descriptor address set wrong."
90605	"Turning on the colourbar failed"
90606	"No I2C communication possible to start video encoder."
90607	"Starting the video encoder failed."
90608	"Transfer of data from video encoder to VSM failed."
90609	"Stopping the encoder failed."
90610	"Turning off the colourbar failed."
90611	"Cannot intialize hostdecoder parallel input"
90612	"Cannot initialise VSM AV-out DMA port"
90613	"Cannot initialise VSM AV-out port"
90614	"Cannot start VSM AV-out DMA port"
90615	"Cannot start VSM AV-out port"
90616	"Transfer of data from VSM to host decoder failed."
90617	"VSM and Hostdec memory do not match (compared after transfer)"
90618	"Decoding of the video data in the hostdecoder memory failed"
90619	"The data in the hostdecoder is not equal to a col- ourbar"
90620	"The video encoder did not return the Group Of Picture count."
90621	"The video encoder did not receive data from the
	VIP."
90622	"Execution of the command on the analogue board failed."
90623	"Initialisation of VIP and EMPRESS failed"
90624	"The video encoder did not return the current status."
90625	"The video encoder timed out in BUSY mode. (no VIP input)"
90626	"The video encoder did not return the current bitrate."
90627	"The video encoder did not switch to ENCODING mode."
90628	"The video encoder could not start from STOP/IDLE mode."
90629	"The video encoder did not switch from IDLE to STOP mode."
90700	111
90701	"Initialisation of I2C failed"
90702	"I2C communication to VIP failed"
90703	"Initialisation of VIP failed"
90704	"Generation of Close Caption data failed"

Diagnostic Software and Faultfinding Trees

Error Nr	Error String
90705	"VIP not locked to video signal"
90706	"Initialisation of VBI Extractor failed
90707	"No CC data received"
90708	"Closed Caption data overrun"
90709	"Closed Caption data does not match"
90710	"Switch off ColourBar failed"
90711	"Execution of the command on the analogue board failed."
90800	ин
90801	"Error routing the audio back to the digital board."
90802	"Error cannot initialise I2C"
90803	"Error cannot initialise VIP"
90804	"Error cannot set ADC enable pin"
90805	"Error cannot set VSM audio clock"
90806	"Error preparing the 12kHz audio-sine"
90807	"Error cannot initialise audio encoder"
90808	"Error cannot initialise VSM audio in port"
90809	"Error cannot initialise VSM audio in DMA port"
90810	"Error cannot initialise VSM audio out DMA port"
90811	"Error cannot initialise audio VSM out port"
90812	"Error cannot initialise host decoder audio in"
90813	"Error loop audio user/dealer cannot start audio encoder"
90814	"Error cannot start VSM audio in DMA port"
90815	"Error starting the 12kHz audio-sine"
90816	"Error transfer data from audio encoder to VSM"
90817	"Error cannot start VSM AV out DMA port"
90818	"Error cannot start VSM AV out port"
90819	"Error transfer data from VSM to host decoder"
90820	"Error: audio data in host memory and VSM memory differ"
90821	"Error: audio data in host memory contains wrong frequency: frequency Hz"
90822	"Error: audio data in host memory contains si- lence!"
90823	"There is no correct audio frame in the buffer"
90824	"The audio frame has an illegal version bit"
90825	"The audio frame has an illegal bitrate-index"
90826	"The audio frame has an illegal sampling rate"
90827	"The CRC of the audio frame is wrong"
90828	"The audio frame is not MPEG-I layer II!"
90829	"Error cannot de-mute DAC on analogue board"
90900	пи
90901	"Error routing the audio back to the digital board."
90902	"Error cannot initialise I2C"
90903	"Error cannot initialise VIP"
90904	"Error cannot set ADC enable pin"
90905	"Error cannot set VSM audio clock"
90906	"Error preparing the 12kHz audio-sine"
90907	"Error cannot initialise audio encoder"
90908	"Error cannot initialise VSM audio in port"
90909	"Error cannot initialise VSM audio in DMA port"
90910	"Error cannot initialise VSM audio out DMA port"
90911	"Error cannot initialise audio VSM out port"
90912	"Error cannot initialise host decoder audio in"
90913	"Error loop audio user/dealer cannot start audio encoder"
90914	"Error cannot start VSM audio in DMA port"
90915	"Error starting the 12kHz audio-sine"
90916	"Error transfer data from audio encoder to VSM"
90917	"Error cannot start VSM AV out DMA port"
	The state of the s

Error Nr 90919	Error String "Error transfer data from VSM to host decoder"
90920	
	"Error: audio data in host memory and VSM mem ory differ"
90921	"Error: audio data in host memory contains wrong frequency: frequency Hz"
90922	"Error: audio data in host memory contains si lence!"
90923	"There is no correct audio frame in the buffer"
90924	"The audio frame has an illegal version bit"
90925	"The audio frame has an illegal bitrate-index"
90926	"The audio frame has an illegal sampling rate"
90927	"The CRC of the audio frame is wrong"
90928	"The audio frame is not MPEG-I layer II!"
90929	"Error cannot de-mute DAC on analogue board"
140000	н
140001	"I2C to Clock failed" or "I2C initialisation failed"
140100	ш
140101	"I2C to Clock failed" or "I2C initialisation failed"
141200	118
141201	"Progressive Scan Board I2C bus busy"
141211	"Progressive Scan Board I2C FLI2200 bus busy"
141212	"Progressive Scan Board I2C FLI2200 read access
	time-out"
141213	"Progressive Scan Board I2C FLI2200 no read ac knowledge"
141214	"Progressive Scan Board I2C FLI2200 read failed
141215	"Progressive Scan Board I2C FLI2200 write ac cess time-out"
141216	"Progressive Scan Board I2C FLI2200 no write ac knowledge"
141217	"Progressive Scan Board I2C FLI2200 write failed
141218	"Progressive Scan Board I2C FLI2200 failed"
141221	"Progressive Scan Board I2C AD71 96 bus busy"
141222	"Progressive Scan Board I2C AD7196 read access time-out"
141223	"Progressive Scan Board I2C AD71 96 no read acknowledge"
141224	"Progressive Scan Board I2C AD71 96 read failed"
141225	"Progressive Scan Board I2C AD7196 write access time-out"
141226	"Progressive Scan Board I2C AD71 96 no write acknowledge"
141227	"Progressive Scan Board I2C AD71 96 write failed"
141228	"Progressive Scan Board I2C AD71 96 failed"
141300	п
141301	"Progressive Scan Route Enable failed"
141302	"Generating test image in Hostdecoder failed"
141400	111
141401	"Progressive Scan Route Disable fa iled"
141402	"Turning off test image in Hostdecoder failed"
141500	111
141501	"Progressive Scan Board I2C failed"
141600	пи
141601	"Progressive Scan Board I2C failed"

5.5 Loop tests

The following loops can be distinguished:


- Loops performed on the digital board only
- User Dealer loops performed on the digital and analogue board
- System loops performed via an external cornection: outputs are looped back to the inputs.

Nucleus 900: Digital Audio Loop 5.5.1

This nucleus tests the audio path through the digital board

DVDR990 /0X1

NUCLEUS 900: AUDIO LOOP DIGITAL






Figure 5-9

5.5.2 Nucleus 901: Audio User Dealer Loop

A PCM audio sine of 12kHz is generated in the Host Decoder for a while and sent to the analogue board. The signal coming from the analogue board is encoded again and sent to the memory of the host decoder for comparison. This nucleus tests the components on the audio signal path:

- Host decoder
- Flex connection between connector 1602 (digital board) and connector 1900 (analogue board)
- DAC
- Op-amp
- Scart switch IC
- ADC
- Audio Encoder
- VIP
- VSM

NUCLEUS 901: AUDIO USER DEALER LOOP





Figure 5-10

5.5.3 Nucleus 902: Digital Video Loop

A colourbar generated in the host decoder is looped through the VIP, Empire, and VSM and checked again in the host decoder. The following components are tested on the video signal path:

- VIP
- Empire
- VSM
- Host decoder

NUCLEUS 902: DIGITAL VIDEO LOOP






Figure 5-11

5.5.4 Nucleus 903: Digital Video VBI Loop


Nucleus for testing the components on the video VBI signal path:

- The VIP
- The VSM
- The Host Decoder

This is done by using the internal test signal source (digital board only)

Remark: this test is only successful if nucleus 121 is carried out first.

NUCLEUS 903: DIGITAL VIDEO VBI LOOF






Figure 5-12

5.5.5 Nucleus 904: System Video Loop

Nucleus for testing the components on the video signal system path:

- The VIP
- The video encoder
- The VSM
- · The host decoder
- · The analogue board

On the analogue board the video signal will be routed to the SCART (EUROPE) or CINCH (NAFTA). There it will be looped back externally by means of the proper cable

NUCLEUS 904: SYSTEM VIDEO LOOP




Figure 5-13

5.5.6 Nucleus 905: System Video VBI Loop

This nucleus tests the components on the video signal path:

- The VIP
- The VSM
- · The Host Decoder

The video CVBS signal is routed to the output of the analogue board where it will be looped back by means of an external cable

Remark: this test is only successful if nucleus 121 is carried out first.

NUCLEUS 905: SYSTEM VIDEO VBI LOOF




Figure 5-14

5.5.7 Nucleus 906: Video User Dealer Loop

Nucleus for testing the components on the video signal system path:

- The VIP
- · The video encoder
- The VSM
- The host decoder
- · The analogue board

On the analogue board, the video signal is internally routed back to the digital board.

NUCLEUS 906: VIDEO USER DEALER LOOP




Figure 5-15

5.5.8 Nucleus 907: Video VBI User Dealer Loop

This nucleus tests the components on the video VBI signal path:

- The VIP
- The VSM
- The Host Decoder

The signal is routed back internally on the analogue board **Remark:** this test is only successful if nucleus 121 is carried out first.

NUCLEUS 907: VIDEO VBI USER DEALER LOOP




Figure 5-16

5.5.9 Nucleus 908: System Audio Loop Scart (Europe)

Nucleus for testing the components on the audio signal path:

- The hostdecoder
- · The analogue board
- The audio encoder
- The VSM

On the analogue board, audio is passed to the SCART connector, where a SCART cable needs to be used to loop back the audio signal to the digital board

NUCLEUS 908: SYSTEM AUDIO LOOP SCART SCART AUX SCART TV ANALOGUE BOARD STV6410 7004 DAC ADC 1900 [▼1900 connector connecto connecto DIGITAL BOARD 7500 VIP STI 5508 VIP_ICLK: 27MHz 7100 EMPRESS VSM

Figure 5-17

CL 16532145_044.eps

5.5.10 Nucleus 909: System Audio Loop CINCH (Nafta)

Nucleus for testing the components on the audio signal path:

- The hostdecoder
- The analogue board
- · The audio encoder
- The VSM

On the analogue board the audio is passed to the CINCH connector, where a CINCH cable needs to be used to loop back the audio signal to the digital board




Figure 5-18

5.6 Faultfinding trees

5.6.1 General

PLAYBACK MODE





Figure 5-19


RECORD MODE

Diagnostic Software and Faultfinding Trees



DVDR990 /0X1

5.6.2 Power supply



CL 16532095_085e ps 1508 ©1

5.6.3 Digital Board

Start-up DSW




Figure 5-22

Power part check

POWER PART CHECK DIGITAL BOARD

USE DIGITAL BOARD CIRCUIT DIAGRAMS 1 2, 3, 4, 5, 7 AND 8 AND DIGITAL BOARD BOTTOM VIEW TESTPOINTS




Figure 5-23

RESET & CLOCK CHECK DIGITAL BOARD

USE DIGITAL BOARD CIRCUIT DIAGRAMS 1,2,7 AND 8 AND DIGITAL BOARD BOTTOM VIEW TESTPOINTS




Figure 5-24

DSW Memory Tests

DSW MEMORY TESTS




Figure 5-25

DSW VSM TESTS




Figure 5-26

DSW Audio Part Check

DSW AUDIO PART CHECK




Figure 5-27

DSW VIDEO PART CHECK




Figure 5-28

DSW Video Part Check Progressive Scan

VIDEO PART CHECK PROGRESSIVE SCAN






Figure 5-29


DSW BASIC ENGINE TESTS





Waveforms


Waveforms Digital Board
























Figure 5-31


Waveforms Digital Board









































CL 165321 45_054.eps 031201


Figure 5-32


Waveforms Digital Board



































CL 16532145_055.eps 031201

Measurement Points Overview

Measurement Point Overview for EURO

		-						
			Signal-	Signal	Signal		Schen	
MP	X	Y	Name	Description	Туре	Part	Name	Coord.
F800			F_MODE	Fact. Mode	Condition	AIO1	AIO1	C10
F3201			12V	12 V Supply	PS-IN	1932-1	PS	C1
F3202			5V	5 V Supply	PS-IN	1932-2	PS	C1
F3203			5NSTBY	-5 V Supply	PS-IN	1932-3	PS	C1
F3204			VGNSTBY	- Supply GND	PS-IN	1932-4	PS	C1
F3205			33STBY	33 V Supply	PS-IN	1932-5	PS	D1
F3206			FLYB	Controls PS	DC-Gen	1932-6	PS	D1
F3207			GNDA	Ground Analogue	GND	1932-7	PS	D1
F0017			3VD	3V3 Supply	PS-IN	1900-17	DAC	B1
F0001			GNDD	Ground Digital	GND	1900-01	DAC	E1
F803			INT Clock	Clock Adjust	Count-Out	7811-7	AIO1	H5
F900			5STBY2	5V AIO	DC-Out	7803-12	AIO2	D3
F902			IReset	Inverse Reset	DC-Out *	7803-115	AIO2	D2
F8111			5M	5 V Motor	DC-Out	1987-12	AIO1	F14
F303			5SW	5SW	DC-Out	7703-21	TU	B10
F9336			8SW	8SW	DC-Out	2321	PS	В6
F8105			SDA	IIC1	IIC-IO	1981-6	AIO1	E13
F8107			SCL	IIC1	IIC-IO	1981-8	AIO1	E13
F810			SCL1	IIC2	IIC-IO	3804	AIO1	A9
F811			SDA1	IIC2	IIC-IO	3805	AIO1	A9
F8104			IPOR1	IPOR to DC	DC-OUT	1981-5	AIO1	E13
F8101			12STBY	12 V to DC	DC-Out	1981-2	AIO1	D13
F8110			5STB	5 V to DC	DC-Out	1981-11	AIO1	F13
F5306			8SW	8 SW to FRONT	DC-Out	1953-6	101	11
F8102			VGNSTBY	VGN to DC	GND	1981-3	AIO1	E13
F8202			A_DATA	To DIGI	DC-IN	1982-2	AIO1	H13
F8203			D_DATA	To DIGI	DC-IN	1982-3	AIO1	H13
F8204			A_RDY	To DIGI	DC-IN	1982-4	AIO1	H13
F8205			D_RDY	To DIGI	DC-IN	1982-5	AIO1	H13
F8108			INT	TO DC	DC-IN	1981-9	AIO1	F13
F8109			RC	TO DC	DC-IN	1981-10	AIO1	F13
F8201			IRESET_DIG	TO DIGI	DC-IN	1982-1	AIO1	H13
F513			GNDA	SC1 GND A	DC-IN	1950-4A	101	E14
F517			ARIn_SC1	SC1 A R IN	NF-IN	1950-2A	101	E13
F519			ALIn_SC1	SC1 A L IN	NF-IN	1950-6A	IO1	E14
F534			YCVBSIN_SC1	SC1 Y IN	V-IN	1950-20A	IO1	113
F525			GNDV	SC1 GND V	GND	1950-21A	IO1	H14
F5001			AROut_SC2	SC2 A R Out	NF-Out	1950-1B	104	C9
F5003			ALOutSC2	SC2 A L Out	NF-Out	1950-3B	104	C9
F5004			GNDA	SC2 GND A	GND	1950-4B	104	C9
F5019			YCVBSOut SC2	SC2 Y Out	V-Out	1950-19B	104	C9
F5021			GNDV	SC2 GND V	GND	1950-21B	104	C9
F516		t	AROut_SC1	SC1 A R Out	NF-Out	1950-1A	101	E14
คราช			ALOutSC1	SC1 A L Out	NF-Out	1950-3A	101	E14
F531			YCVBSOut_SC1	SC1 Y Out	V-Out	1950-19A	101	G13

			Signal-	Signal	Signal		Schen	
MP	Х	Υ	Name	Description	Туре	Part		Coord.
5002			ARIn_SC2	SC2 A R IN	NF-IN	1950-2B	104	C9
5006			ALIn_SC2	SC2 A L IN	NF-IN	1950-6B	104	C9
5020			YCVBSIN_SC2	SC2 Y IN	Sin-IN	1950-20B	104	F9
F536			BC_SC1	SC1 BC	Sin-Out*	1950-7A	101	E13
F521			8_SC1	SC1 Pin 8	DC-Out	1950-8A	101	F13
F515			P50_SC1	SC1 P50	DC-Out	1950-10A	101	F14
F524			Gout_SC1	SC1 G Out	Sin-Out	1950-11A	101	F13
F527			RCOut_SC1	SC1 RC Out	Sin-Out	1950-15A	101	G14
F530			FBOut_SC1	SC1 FB Out	DC-Out	1950-16A	101	H13
5007			BC_SC2	SC2 B IN C Out	Sin-In*	1950-7B	104	D9
5008			8_SC2	SC2 Pin 8	DC-Out	1950-8B	104	D9
5011			Gin_SC2	SC2 G In	Sin-In	1950-11B	104	D9
5015			RCin_SC2	SC2 RC In	Sin-In	1950-15B	104	E9
5016			FBin_SC2	SC2 FB In	DC-In	1950-16B	104	E9
5401			A_V	A_V to DIGI	Sin-Out	1954-01	101	13
5402			GNDV	GNDV to DIGI	GND	1954-02	101	14
5403			A_U	A_U to DIGI	Sin-Out	1954-03	101	14
5405			A_Y	A_Y to DIGI	V-Out	1954-05	101	14
5407			A_C	A_C to DIGI	Sin-Out	1954-07	101	14
5409			A_YCVBS	AYCVBS to DIGI	V-Out	1954-09	101	14
5412			D_CVBS	D_CVBS f. DIGI	V-In	1954-12	101	15
5414			D_Y	D_Y f. DIGI	V-In	1954-14	101	15
5416			D_C	D C f. DIGI	Sin-In	1954-16	101	15
5418			D_R	D_T f. DIGI	Sin-In	1954-18	101	16
5420			D_G	D_G f. DIGI	Sin-In	1954-20	101	16
5422			D_B	D B f. DIGI	Sin-In	1954-22	IO1	16
5301			AFCRI	A R from FC	NF-In	1953-1	101	11
5303			AFCLI	A L from FC	NF-In	1953-3	101	11
5304			CVBSFIN	CVBS from FC	V-In	1953-4	101	11
5307			CFIN	C from FC	Sin-In	1953-7	101	12
5309			YFIN	Y from FC	V-In	1953-9	101	12
F012			DAINOPT	A D Opt to DIGI		1900-20	DAC	A1
F013			DAINCOAX	A D Coax to DIGI		1900-21	DAC	A1
F014			DAOUT	A D from DIGI		1900-20	DAC	A1
-0002			A BCLK	BCLK from DIGI	CLK-In	1900-2	DAC	E2
-0003			A WCLK	WCLK from DIGI	CLK-In	1900-3	DAC	D2
0005			A DAT	A Data to DIGI	Data-Out	1900-5	DAC	D2
0007			A_PCMCLK	PCMCLK from DIGI	CLK-In	1900-7	DAC	D2
0009			D BCLK	BCLK from DIGI	CLK-In	1900-9	DAC	D2
0011			D_WCLK	WCLK from DIGI	CLK-In	1900-11	DAC	D2
0012			D DATA0	A Data from DIGI	Data-In	1900-12	DAC	C2
0014			D PCMCLK	PCMCLK from DIGI	CLK-In	1900-12	DAC	C2
0016			D KILL	A Kill from DIGI	DC-In	1900-14	DAC	C2
F010			ARDAC	A R from DAC	NF-Out	7002-1	DAC	C9
F011			ALDAC	A L from DAC	NF-Out	7002-1	DAC	E9
F331			RCALOut	A L Rear Cinch Out	NF-Out	1958-4B	103	E9
F334			RCAROut	A R Rear Cinch Out	NF-Out	1958-4B	103	E9
F336			RCVBSOut	V Rear Cinch Out	V-Out	1959-1B	103	C9

ieasu	rement F	oint Overvie	ew for NAF I A	
		Signal-	Signal	1 6
X	Y	Name	Description	1

			Signal-	Signal	Signal		Schen	natics
MP	X	Υ	Name	Description	Type	Part	Name	
F5101			ARCRI	A L Rear Cinch In	NF-In	1958-1A	102	D2
F5103			ARCLI	A R Rear Cinch In	NF-In	1958-2A	102	E2
F5202			RCVBSIn	V Rear Cinch In	V-In	1959-2A	102	C2
F5503			RSVHSYIn	Y Rear SVHS In	V-In	1955-3B	102	B2
F5504			RSVHSCIn	C Rear SVHS In	Sin-In	1955-4B	102	B2
F338			RSVHSYOut	Y Rear SVHS Out	V-Out	1955-3A	103	A9
F337			RSVHSCOut	C Rear SVHS Out	Sin-Out	1955-4A	103	A9
F6001			DVAR	A R from DIGI	Sin-In	1960-1	AP	D1
F6002			GNDA	GNDA	GND	1960-2	AP	D1
F6004			DVAL	A L from DIGI	Sin-In	1960-4	AP	D1
F700			IF	IF Out	DC-Out	1705-11	TU	СЗ
F701			IF-In	IF In	Sin-In	1705-11	TU	СЗ
F702			GNDFV	GND FV	GND	1705-12	TU	C2
F703			GNDFV	GND FV	GND	1700-3	TU	B6
F704			40.4	40.4 Trap	Sin-Out	1700-1	TU	B5
F705			AGC	AGC	DC-Out	3701	TU	A4
F812			SYNC	SYNC from Sepa.	Freq-Out	7803-33	AIO1	F6
F4202			DIG OUT L	Digital Out Low	GND	1954-2	DIGI	B4
F4203			DIG OUT H	Digital Out High	Sin-Out	1945-3	DIGI	A4
F4204			OPT OUT	Optical Out	DC-Out	1943-1	DIGI	D3
F806			FAN OUT	FAN Out	DC-Out	1984-1	FACO	C5
F807			FAN IN	FAN In	DC-In	1985-1	FACO	F1
F8206			ION	ION_FAN	DC-Out	1982-6	AIO1	H13
F8208			BE_FAN	BE_FAN	DC-Out	1982-8	AIO1	113
F8209			FB	FBIN SC2	DC-Out	1982-9	AIO1	113
F8210			GNDD	GNDD	GNDD	1982-10	AIO1	113

Remark: Indicator * means more than one signal type

			Signal-	Signal	Signal		Scher	nation
MP	х	Υ	Name	Description	Type	Part		Coord.
F800			F MODE	Fact. Mode	Condition	AIO1	AIO1	C10
F3201			12V	12 V Supply	PS-IN	1932-1	PS	C1
F3202			5V	5 V Supply	PS-IN	1932-2	PS	C1
F3203			5NSTBY	-5 V Supply	PS-IN	1932-3	PS	C1
F3204			VGNSTBY	- Supply GND	PS-IN	1932-4	PS	C1
F3205			33STBY	33 V Supply	PS-IN	1932-5	PS	D1
F3206			FLYB	Controls PS	DC-Gen	1932-6	PS	D1
F3207			GNDA	Ground Analogue	GND	1932-7	PS	D1
F0017			3VD	3V3 Supply	PS-IN	1900-17	DAC	B1
F0001			GNDD	Ground Digital	GND	1900-01	DAC	E1
F803			INT Clock	Clock Adjust	Count-Out	7811-7	AIO1	H5
F900			5STBY2	5V AIO	DC-Out	7803-12	AIO2	D3
F902			IReset	Inverse Reset	DC-Out *	7803-115	AIO2	D2
F8111			5M	5 V Motor	DC-Out	1987-12	AIO1	F14
F303			5SW	5SW	DC-Out	7703-21	TU	B10
F9336			8SW	8SW	DC-Out	2321	PS	B6
F8105			SDA	IIC1	IIC-IO	1981-6	AIO1	E13
F8107			SCL	IIC1	IIC-IO	1981-8	AlO1	E13
F810			SCL1	IIC2	IIC-IO	3804	AIO1	A9
F811			SDA1	IIC2	IIC-IO	3805	AIO1	A9
F8104			IPOR1	IPOR to DC	DC-OUT	1981-5	AIO1	E13
F8101			12STBY	12 V to DC	DC-Out	1981-2	AIO1	D13
F8110			5STB	5 V to DC	DC-Out	1981-11	AIO1	F13
F5306			8SW	8 SW to FRONT	DC-Out	1953-6	101	. 11
F8102			VGNSTBY	VGN to DC	GND	1981-3	AIO1	E13
F8202			A_DATA	To DIGI	DC_In	1982-2	AIO1	H13
F8203			D_DATA	To DIGI	DC_In	1982-3	AIO1	H13
F8204			A_RDY	To DIGI	DC_In	1982-4	AIO1	H13
F8205			D_RDY	To DIGI	DC_In	1982-5	AIO1	H13
F8108			INT	TO DC	DC_In	1981-9	AIO1	F13
F8109			RC	TO DC	DC_In	1981-10	AIO1	F13
F8201			IRESET_DIG	TO DIGI	DC_In	1982-1	AIO1	H13
F5103			ARIn_2	ARIN2	NF-IN	1958-3A	103	E13
F5101			ALIn_2	ALIN2	NF-IN	1958-1A	103	E14
F5906			GNDV	GND V	GND	1957-6A	101	H12
F5806			GNDV	GND V	GND	1956-6A	101	18
F510			ARout_1	A R Out 1	NF-Out	1959-5B	101	E13
F509			ALout_1	A L Out 1	NF-Out	1959-4B	101	D13
F5201			RCVBSOut2	SC1 Y Out	V-Out	1997-1B	103	A8
F5105			ARin_1	ARIN1	NF-IN	1959-1A	102	E2
F5104			ALIn_1	A L IN 1	NF-IN	1959-4A	102	E2
F5202			RCVBSIn	Y IN	Sin-IN	1997-2A	102	C2
F5905			Y_OUT	Y Out	Sin-Out*	1957-5A	101	112
F5801			U_IN	U IN	Sin-In*	1956-1B	101	110
F5805			Y_IN	Y IN	Sin-In	1956-5A	101	19
F5802			V_IN	V IN	Sin-In	1956-2B	101	110

	ı
ш	l
Ν	ı
œ	١
7	ı

			Signal-	Signal	Signal		Scher	natics
MP	х	Y	Name	Description	Type	Part		Coord.
F5401			A_V	A_V to DIGI	Sin-Out	1954-01	101	13
F5402			GNDV	GNDV to DIGI	GND	1954-02	101	14
F5403			ΑU	A U to DIGI	Sin-Out	1954-03	101	14
F5405			AY	A_Y to DIGI	V-Out	1954-05	101	14
F5407			A C	A C to DIGI	Sin-Out	1954-07	101	14
F5409			A_YCVBS	AYCVBS to DIGI	V-Out	1954-09	101	14
F5412			D CVBS	D CVBS f. DIGI	V-In	1954-12	101	15
F5414			DY	D Y f. DIGI	V-In	1954-14	101	15
F5416			D_C	D_C f. DIGI	Sin-In	1954-16	101	15
F5418			DR	D T f. DIGI	Sin-In	1954-18	101	16
F5420			DG	D G f. DIGI	Sin-In	1954-20	101	16
F5422			D B	D B f. DIGI	Sin-In	1954-22	101	16
F5301			AFCRI	A R from FC	NF-In	1953-1	101	11
F5303			AFCLI	A L from FC	NF-In	1953-3	101	11
F5304			CVBSFIN	CVBS from FC	V-In	1953-4	101	11
F5307			CFIN	C from FC	Sin-In	1953-7	101	12
F5309			YFIN	Y from FC	V-In	1953-9	101	12
F012			DAINOPT	A D Opt to DIGI	V-111	1900-20	DAC	A1
F013			DAINCOAX	A D Coax to DIGI		1900-21	DAC	A1
F014			DAOUT	A D from DIGI		1900-20	DAC	A1
F0002			A BCLK	BCLK from DIGI	CLK-In	1900-20	DAC	E2
F0003			A WCLK	WCLK from DIGI	CLK-In	1900-3	DAC	D2
F0005			A DAT	A Data to DIGI	Data-Out	1900-5	DAC	D2
F0007			A PCMCLK	PCMCLK from DIGI	CLK-In	1900-7	DAC	D2
F0009			D BCLK	BCLK from DIGI	CLK-In	1900-9	DAC	D2
F0011			D WCLK	WCLK from DIGI	CLK-In	1900-11	DAC	D2
F0012			D DATA0	A Data from DIGI	Data-In	1900-11	DAC	C2
F0014			D PCMCLK	PCMCLK from DIGI	CLK-In	1900-12	DAC	C2
F0016			D_KILL	A Kill from DIGI	DC-In	1900-14	DAC	C2
F010			ARDAC	A R from DAC	NF-Out	7002-1	DAC	C9
F011			ALDAC	A L from DAC	NF-Out	7002-7	DAC	E9
F513			ALOut 2	A L Rear Out 2	NF-Out	1958-4B	IO1	B13
F512			AROut 2	A R Rear Out 2	NF-Out	1958-4B	101	C13
F5205			RCVBSOut1	V Rear Cinch Out1	V-Out	1997-5C	103	A8
F5503			RSVHSYIn	Y Rear SVHS In	V-Out V-In	1955-3B	103	B2
F5504			RSVHSCIn	C Rear SVHS In	Sin-In	1955-3B	102	B2
F338			RSVHSYOut	Y Rear SVHS Out	V-Out	1955-4B	102	A9
F337			RSVHSCOut	C Rear SVHS Out	Sin-Out	1955-3A 1955-4A	103	A9
F6001			DVAR	A R from DIGI	Sin-Out Sin-In	1955-4A 1960-1	AP	D1
F6002			GNDA	GNDA	GND	1960-1	AP	D1
F6004			DVAL	A L from DIGI	Sin-In	1960-2	AP	D1
F700			IF	IF Out	DC-Out	1705-11	TU	C3
F701			IF-In	IF In	Sin-In	1705-11	TU	C3
F702			GNDFV	GND FV	GND	1705-11	TU	-
F703			GNDFV	GND FV	GND	1705-12	TU	C2 B6
F705	-		AGC	AGC	DC-Out	3701	TU	A4
F812			SYNC	SYNC from Sepa.	Freq-Out	7803-33		
F330			RC IN	Remote Control In	DC-Out	1993-2	AIO1	F6 E2

			Signal-	Signal	Signal		Schen	natics
MP	Х	Υ	Name	Description	Type	Part	Name	Coord.
F4202			DIG OUT L	Digital Out Low	GND	1954-2	DIGI	B4
F4203			DIG OUT H	Digital Out High	Sin-Out	1945-3	DIGI	A4
F4204			OPT OUT	Optical Out	DC-Out	1943-1	DIGI	D3
F806			FAN OUT	FAN Out	DC-Out	1984-1	FACO	C5
F807			FAN IN	FAN In	DC-In	1985	FACO	F1
F8206			ION	ION_FAN	DC-Out	1982-6	AIO1	H13
F8208			BE_FAN	BE_FAN	DC-Out	1982-8	AIO1	113
F8209			FB	FBIN SC2	DC-Out	1982-9	AIO1	113
F8210			GNDD	GNDD	GNDD	1982-10	AIO1	113

Remark: Indicator * means more than one signal type DVDR990 /0X1

Power Part Check





Figure 5-37

DSW CHECK ANALOGUE BOARD



DVDR990 /0X1

Routing Audio and Video

Route Video

Nucleus Number: 712

Description

This nucleus routes the video signals on the analogue board to the destination determined by the input parameters The paths that are available for video routing and their description(Europe version)

PATH ID	DESCRIPTION
00	Input signal is VIDEO(CVBS) from digital board and will be re-routed back to the digital board.
01	Input signal is from FRONT VIDEO(CVBS) IN and will be routed to the digital board.
02	Input signal is from REAR VIDEO(CVBS) IN and will be routed to the digital board.
03	Input signal is from FRONT S-VIDEO(Y/C) and will be routed to the digital board.
04	Input signal is from REAR S-VIDEO(Y/C) and will be routed to the digital board.
05	Input signal is CVBS from SCART1 and will be routed to the digital board.
06	Input signal is CVBS from SCART2 and will be routed to the digital board.
07	No routing.
08	Input signal is VIDEO(CVBS) from ANTENNA IN and will be routed to SCART1.
09	Input signal is VIDEO(CVBS) from SCART1 and will be routed to SCART2.
10	Input signal is VIDEO(CVBS) from SCART2 and will be routed to SCART1.
11	No routing.
12	Input signal is from REAR VIDEO(CVBS) IN and will be routed to SCART1 and SCART2.
13	Input signal is from FRONT VIDEO(CVBS) IN and will be routed to SCART1.
14	Input signals VIDEO(CVBS and Y/C) from SCART 1 will be routed to SCART2.
15	Input signal is from REAR S-VIDEO(Y/C) IN and will be routed to SCART2.
16	Input signal is from FRONT S-VIDEO(Y/C) IN and will be routed to SCART2.
17	No routing
18	No routing
19	Input signals VIDEO(RGB and FAST BLANKING) from SCART2 will be routed to the corresponding pins of SCART1.
20	Signal path is routed from digital board RGB to RGB SCART1 and from RGB SCART2 to digital board YUV and from digital board CVBS to digital board CVBS.
21	Signal path is routed from digital board YC to REAR S-VIDEO(YC) OUT and from REAR S-VID-EO(YC) IN to digital board YC.

The paths that are available for video routing and their description (Nafta region)

PATH ID	DESCRIPTION
00	Input signal is VIDEO(CVBS) from digital board and will be re-routed back to the digital board.
01	Input signal is from FRONT VIDEO(CVBS) IN and will be routed to the digital board.
02	Input signal is from REAR VIDEO(CVBS) IN and will be routed to the digital board.
03	Input signal is from FRONT S-VIDEO(Y/C) IN and the signal received will be routed to the digital board.

PATH ID	DESCRIPTION
04	Input signal is from REAR S-VIDEO(Y/C) IN and will be routed to the digital board.
05	Input signal is from YUV IN and will be routed to the digital board.
06	No routing.
07	No routing.
08	Input signal is VIDEO(CVBS) from ANTENNA IN and will be routed to VIDEO(CVBS) OUT and .
09	Input signal is from YUV IN and will be routed to YUV OUT.
10	No routing.
11	No routing.
12	Input signal is from REAR VIDEO(CVBS) IN and will be routed to REAR VIDEO(CVBS) OUT.
13	Input signal is from FRONT VIDEO(CVBS) IN and will be routed to REAR VIDEO(CVBS) OUT.
14	Input signal is from REAR S-VIDEO(Y/C) IN and will be routed to REAR S-VIDEO(Y/C) OUT.
15	Input signal is from FRONT S-VIDEO(Y/C) IN and will be routed to REAR S-VIDEO(Y/C) OUT.
16	No routing.
17	Signal path is routed from digital board RGB to REAR VIDEO(YUV) OUT and from REAR VIDEO(YUV) IN to digital board YUV and from digital board CVBS to digital board CVBS.
18	Signal path is routed from digital board CVBS to REAR VIDEO(CVBS) OUT and from REAR VIDEO(CVBS) IN to digital board CVBS.
19	Signal path is routed from digital board YC to REAR S-VIDEO(YC) OUT and from REAR S-VID-EO(YC) IN to digital board YC.

Example DD:> 712 01

71200: Video routing on the Analogue Board OK. Test OK @ $\,$

Route Audio

Nucleus Number: 713

Description

This nucleus routes the audio on the analogue board to the destination determined by the input parameters

The paths that are available for audio routing and their description (Europe version)

PATH ID	DESCRIPTION
00	Input signal is VIDEO(CVBS) from digital board and will be re-routed back to the digital board.
01	Input signal is from FRONT AUDIO IN and will be routed to the digital board.
02	Input signal is from REAR AUDIO IN and will be routed to the digital board.
03	Input signal is AUDIO from SCART1 and will be routed to the digital board.
04	Input signal is AUDIO from SCART2 and will be routed to the digital board.
05	No routing.
06	No routing.
07	No routing.
08	Input signal is VIDEO(CVBS) and AUDIO from AN- TENNA IN and will be routed to SCART1.
09	Input signal is VIDEO(CVBS) and AUDIO from SCART1 and will be routed to SCART2.
10	Input signal is VIDEO(CVBS) and AUDIO from SCART2 and will be routed to SCART1.
11	Input signal is AUDIO from dvio board and wil perouted to SCART1.

PATH ID	DESCRIPTION
12	No routing.
13	No routing.
14	No routing.
15	No routing.
16	No routing.
17	Input signal is from REAR AUDIO IN and will be routed to SCART1.
18	Input signal is from FRONT AUDIO IN and will be routed to SCART1.

The paths that are available for audio routing and their description (Nafta region)

PATH ID	DESCRIPTION
00	Input signal is VIDEO(CVBS) from digital board and will be re-routed back to the digital board.
01	Input signal is from FRONT AUDIO IN and will be routed to the digital board.
02	Input signal is from REAR AUDIO IN 2 and will be routed to the digital board.
03	Input signal is from FRONT AUDIO IN and will be routed to the digital board.
04	No routing.
05	No routing.
06	No routing.
07	No routing.
08	Input signal is VIDEO(CVBS) and AUDIO from ANTENNA IN and will be routed to VIDEO(CVBS) OUT and REAR CINCH OUT 2.
09	No routing.
10	Input signal is from REAR AUDIO CINCH IN 2 and will be routed to REAR AUDIO CINCH OUT 2.
11	Input signal is from FRONT AUDIO CINCH IN and will be routed to REAR AUDIO CINCH OUT 2.
12	No routing.
13	No routing.
14	No routing.
15	No routing.
16	Input signal is AUDIO from dvio board and will be routed to AUDIO CINCH OUT 2.
17	No routing.
18	No routing.
19	No routing.
20	Input signal is from digital board and will be routed to the REAR AUDIO OUT 1 and input signal is from REAR AUDIO IN 2 and will be routed to the digital board.
21	Input signal is from digital board and will be routed to the REAR AUDIO OUT 1 and input signal is from REAR AUDIO IN 1 and will be routed to the digital board.
22	Input signal is from digital board and will be routed to the REAR AUDIO OUT 2 and input signal is from REAR AUDIO IN 1 and will be routed to the digital board.

EXAMPLE DD:> 713 00 71300: Audio routing on the Analogue Board OK. Test OK @

5.6.5

Display Board

TROUBLESHOOTING DISPLAY BOARD




Figure 5-39

5.6.6 DVIO Board

Waveforms





Figure 5-40

DVDR990 /0X1


Personal Notes:	

6. Block and Wiring Diagram.

Block Diagram DVDR990 DVIO 1.8




Wiring Diagram




270602


8002 1601


7. Electrical Diagrams and Print-Layouts



Display Panel







CL 16532095_035.eps 080801

1.1

1140 D2

1915 C1 2140 E2 3135 D1

3136 A3

3137 B3 3138 C3 3139 C4

3140 D2 3141 D3

3142 D2

3143 A3

3144 A4

3149 C3 3999 A2

6140 B4

7140 D4

7141 A2

7142 B4

7143 A4

7144 C4 7145 D4

F300 C1 F301 C1

F302 C1

F303 D1 F304 D1

F305 D1 F306 D1

1310 A4

1311 A2 1312 A3 1313 B3

1314 A4

1315 D4


1316 C4

1317 C3 1318 D3


1319 D2

1320 D3


IR and Standby Panel



Layout IR and Standby Panel (Top View)



Layout IR and Standby Panel (Bottom View)



5

6

7


8

9

10

2

3



L

6

GNDA

2

GNDA

3

Н

IN3

H MUTE

7

GNDV

9


8


10n

CL 26532011_002.eps 150102

10

Analog Board: In / Out 3







DVDR990 /0X1

Analog Board: Audio Converter

12

Audio Converter DAC_ADC





3


4

1


2

Personal Notes:	
	-
	-


Layout Analog Board (Overview Top View)




Layout Analog Board (Overview Bottom View)




Layout Analog Board (Testlands Top View)



Layout Analog Board (Testlands Bottom View)





3447 10K

CS_ 18

ромн за

LQDM -

RAS_ 17 3559
CAS_ 16 3560 22R
WE_ 15 22R 3561
DOMH 36 22R

11

LINK + CODEC

TR03015_001 090702

10

MD(13) 22R 3555 46 DQ13 MD(14) 3556 22R 48 DQ14 MD(15) 22R 3558 49 DQ15

Н

(store states)

\[\frac{24}{2}\fra

12

14

<u>ౙ</u>§౾ౙౢ§౾

10

11


12

13


14

TR03017_001 090702


DVIO 1.8 Board: Clock



Digital Board: VSM, Buffer Memory and Bit Engine Interface




Digital Board: AV Decoder STI5508



Electrical Diagrams and Print-Layouts DVDR990 /0X1

Electrical Diagrams and Print-Layouts DVDR990 /0X1 7. EN 142

Electrical Diagrams and Print-Layouts DVDR990 /0X1 7. EN 143:



Electrical Diagrams and Print-Layouts DVDR990 /0X1 7. EN 148

Electrical Diagrams and Print-Layouts

DVDR990 /0X1

7.

EN 153

Layout Digital Board (Mapping Testlands)

1610 A5 1611 B5 1612 A5 1613 B5 1614 A5 1615 B5 1616 A5 I175 A3 I176 A3 I177 A3 I178 A3 1300 A2 1301 A2 F214 A3 1881 C3 1882 C3 1883 C2 1884 C2 1900 B4 1901 B4 1902 B4 F247 A2 1721 B2 F248 A2 F249 A2 1722 B3 1723 B2 1302 A2 1303 B2 1304 B3 1305 B3 1724 B2 1725 B3 I179 A3 I180 A3 I181 A3 F250 A2 F264 A2 1726 B2 1727 B2 F265 A3 1306 A3 1182 B3 1307 B3 F931 A4 1308 A3 1309 B3 I618 C4 I619 A5 I621 A1 1728 A1 1729 A1 1903 B4 1904 B2 F932 A4 1183 A2 F933 A5 1184 A3 1186 A3
1187 A3
1188 A3
1200 B3
1201 B3
1202 A5
1203 A3
1204 C3
1205 A4
1207 A2
1208 B3
1209 B4
1210 A2
1211 A2
1212 B2
1213 A2
1215 B5
1216 A1
1217 A2
1218 A2
1218 A2
1221 B2
1223 A2
1224 A1
1221 B2
1223 A2
1224 A1
1225 B2
1233 A2
1234 A4
1235 B4
1236 B4
1231 A2
1232 B2
1233 A2
1234 A4
1235 B4
1236 B4
1241 B1
1244 B1
1245 A1
1255 A2
1256 A2
1257 A2
1258 A2
1259 A4 F934 A4 1400 A4 1730 A1 1905 A4 1400 A4 1401 A4 1402 B4 1403 A4 1404 B4 1405 B4 1406 B4 1905 A4 1906 A4 1907 A4 1908 A5 1909 B4 1911 B3 1912 A3 1913 B3 1915 B3 1731 A1 1732 B2 1733 B2 1734 B1 1622 A1 F935 A4 1100 A4 1101 C5 1102 C5 1103 B4 1104 B4 1105 B3 | 1735 | B1 | 1800 | C4 | 1801 | C3 | 1802 | C3 | 1805 | C3 | 1806 | C3 | 1806 | C3 | 1806 | C2 | 1809 | C2 | 1810 | C3 | 1811 | C3 | 1812 | C2 | 1813 | C2 | 1814 | C1 | 1105 B3 1106 B3 1107 B3 1108 B3 1109 B4 1110 B3 1111 A2 1112 B5 1113 B5 1408 A5 1409 A4 1916 B3 1917 B3 1918 A5 | 1410 | A4 | 1412 | B4 | 1413 | A4 | 1414 | B4 | 1415 | B4 | 1415 | B4 | 1416 | B4 | 1500 | C5 | 1501 | C5 | 1502 | C5 | 1504 | C5 | 1505 | C5 | 1506 | C5 | 1507 | C5 | 1508 | C5 | 1509 | C5 | 1511 | C4 | 1512 | C5 | 1513 | B5 | 1514 | B4 | 1515 | C5 | 1516 | C5 | 1517 | C5 | 1518 | C4 | 1521 | C4 | 1521 | C4 | 1521 | C4 | 1522 | C4 | 1523 | C4 | 1524 | C4 | 1525 | C5 | 1526 | C5 | 1526 | C5 | 1527 | C5 | 1528 | C4 | 1529 | C5 | 1530 | C5 | 1531 | C5 | 1531 | C5 | 1535 | C5 | 1536 | C4 | 1537 | C5 | 1536 | C4 | 1537 | C5 | 1536 | C4 | 1555 | C4 | 1550 | C5 | 1560 | A5 | 1600 1918 A5 1919 B3 1920 B3 1921 A5 1922 A5 1923 B3 1924 A4 1925 B3 1926 A5 1115 B5 1116 C3 1117 C3 1118 C4 1119 C4 1120 A4 1121 A3 1122 B3 1123 A2 1124 B4 1125 A2 1126 A3 1127 A2 1128 A4 1129 A2 1130 B3 1131 A3 1132 B1 1133 A3 1134 A3 1134 A3 1815 B2 1927 A5 1928 A5 1930 B3 1931 A5 1932 B2 1933 B3 1816 B2 | 1816 | 182 | 1817 | 182 | 1818 | 182 | 1820 | 1821 | 1822 | 1823 | 1824 | 1824 | 1824 | 1825 | 1825 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 1826 | 182 1826 C3 1826 C3 1827 C3 1828 C3 1829 C3 1830 C3 1831 C3 1832 C3 1833 C3 1834 B3 1137 A2 1138 A3 1140 A3 1141 A4 1142 A3 1143 B4 1145 A3 1147 B4 1149 B3 | 1835 | B3 | 1836 | B2 | 1837 | C3 | 1838 | C3 | 1840 | C3 | 1841 | C3 | 1842 | C2 | 1844 | C2 | 1845 | C2 | 1846 | B3 | 1847 | B2 | 1848 | B2 | 1849 | B2 | 1850 | B2 1152 B3 1153 B5 1154 B3 1154 B3 1155 B3 1156 A3 1157 A3 1158 B4 1159 A5 1160 B3 1161 B3 1162 C4 1163 A3 1164 B4 1701 B1 1702 B1 1703 C2 1704 C2 1705 C2 1706 C2 1707 C2 1708 C2 1709 C1 1851 B1 1852 B1 1868 C2 1869 C2 1261 A1 1164 B4 1165 A3 1166 B4 1167 A3 1168 C5 1169 A3 1170 A3 1171 A3 1172 A3 1710 B3 1870 B2 1710 B3 1711 C2 1712 C2 1713 A1 1714 C2 1715 C2 1716 B3 1717 B3 1718 B3 1871 C3 1871 C3 1872 C3 1873 B2 1874 C2 1875 C2 1876 C3 1877 C2 1878 C3 1605 A5 1606 A5 1607 A5 1608 A5 1609 B5 1719 B3 1879 C3

CL 16532145-34m.eps

Personal Notes:	
	· · · · · · · · · · · · · · · · · · ·
	1.
	·
<u>.</u>	
	<u></u>
ada Angelia kana at titiki na kanishi sa kanishi na matika na di si ana mana ana ana ana at ana ana ana ana an Angelia na angelia kanishi na kanishi na kanishi na matika na di si ana mana ana ana ana ana ana ana ana an	

Personal Notes:	Personal Notes:
	· · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·
-	
	
	· · · · · · · · · · · · · · · · · ·
	·
tion of the contract of the co	

Alignments 8.

8.1 **Alignment Instructions Analogue Board**

Test equipment:

1. Dual-trace oscilloscope

Voltage range

: 0.001 ~ 50 V/div

Frequency Probe

: DC ~ 50 MHz : 10:1, 1:1

2. DVM (Digital voltmeter)


3. Frequency counter

4. Sinus generator

: 0 ~ 50 MHz

5. Test pattern generator

How to read the adjustment procedures:



Front End (FV)

Service tasks after replacement of IC 7703, coil L5702 and L5703:

1 AFC Adjustment:

Purpose: Correct adjustment of demodulator AFC - circuit Symptom, if incorrectly set: Bad or disturbed TV channel reception.

PAL - AFC adjustment [5703]:

TP	ADJ.	MODE	INPUT
IC 7703 Pin 17 (1976)	L5703	TUNER	38,9MHz 500mV _{pp} at Tuner 1705, Pin 11 (F700, IF-out)
DIS	SC	MEAS.EQ.	SPEC.
		DC Voltmeter Frequ. Generator	2,5V ±0,1V

Storage in NVRAM via command mode interface of DSW: After adjustment, the AFC reference value has to be stored in the NVRAM. This reference value is 256 * measured voltage/Ucc. Ucc is 5.0V. Store the reference value via command 732, followed by the ref. value. Example: DD:> 732 128

2 HF - AGC adjustment [3707]:

Service tasks after replacement of IC 7703:

Purpose: Set amplifier control.

Symptom, if incorrectly set:

Picture jitter if input level is too low and picture distortion if input level is too high.

TP	ADJ.	MODE	INPUT
Tuner 1705 Pin 11 (F700, IF-out)	R3707	Set tuned to channel 25 503.25 MHz	5mV(74dBµV) on aerial input PAL white picture, audio IF on, no modulation
DIS	SC	MEAS.EQ.	SPEC.
		Oscilloscope Video Pattern Generator	500mV _{pp} +/-0.5dB (use a 10:1 probe)

3 Attenuating the 40.4 MHz [5702]: (SECAM only)

Service tasks after replacement of coil 5702:

Purpose: To attenuate the band I carrier rests.

Symptom, if incorrectly set:

Bad picture quality when the filter attenuates the picture carrier (38.9MHz).

TP	ADJ.	MODE	INPUT
OFW 1700 Pin 1 (F704)	L5702	TUNER	40.4 MHz, 200mV _{ms} at Tuner 1705, Pin1 1 (F700, IF-out)
DI	SC	MEAS.EQ.	SPEC.
		Oscilloscope, Sinus Generator, Counter	adjust minimum amplitude

If the adjustment is correct the signal at pin 1 of OFW [1700] must \mathbf{be} smaller than the input signal amplitude by at least 6 dB.

82 Reprogramming Procedure of NVM on the Analogue

The NVM, item 7815, on the Analogue board contains the following factory settings:

- 1. Bargraph 0dB correction factor
- 2. Clock correction factor
- 3. AFC reference value
- 4. Slash version

The settings 1,2 and 3 are stored in the NVM during the production of the analogue board.

The slash version is stored at the end of the production line of

In case of failure, the NVM must be replaced by an empty device. By way of commands via the Diagnostic Software or via ComPair, the factory settings must be restored in the NVM.

8.2.1 Bargraph 0dB Alignment

For an exact functionality of the bar graph in the display, a correction factor for the left and the right channel is stored in the NVM.

Procedure:

- put the set in DSW command mode
- route Audio path from Audio front connectors to digital with the following command: DD:> 713 01
- apply a sine wave of 1kHz, 1.65 Vrms (0dB) to the front connectors, audio left and right
- store 0dB bar graph level with command 720: DD:>720

8.2.2 **Clock Correction Adjustment**

To guarantee an exact function of the real time clock, an adjustment of the clock frequency is possibe. The adjustment value is stored in the NVM.

Procedure:

- connect a pull up resistor of 10k between pin 7 and 8 of the clock IC PCF8593T, item 7811, on the analogue PCB
- put the set in service command mode
- execute command 722 to initiate that a 1Hz signal is available on pin 7 of the clock IC DD:>722
- measure the frequency of the Clock Crystal with an accuracy of ± 1 us. Normally the measured frequency must be between 999902 us and 1000097 us. If the frequency is Outside this range, the clock IC must be replaced.
- Execute command 721 with the measured frequency as an input parameter example:

DD:>721 1000023

8.2.3 **AFC Reference Voltage Tuner**

This function stores the reference voltage for the tuner in the NVM. Before this value can be stored, the AFC adjustment, described in the adjustment instructions of the analogue board, must be carried out.

Procedure:

- Adjust AFC circuit
- Calculate the reference value
- Execute command 732 and use the calculated reference value as parameter example:

DD:>732 128

Slash Version

The slash version is stored with command 715 followed by the slash version as parameter.

The slash versions used in DVDR990 are the following:

DVDR990/001: 7 DVDR990/021: 7 DVDR990/051: 4

Example: DD:>715 7

Reset of Slash Version

Use command 729 to reset the analogue board to the default

Procedure:

- Put the set in DSW command mode
- Execute command 729 with the following parameters: DD:> 729 w 0xA0 3 0x07 0xD0 0x00
- Leave the DSW command mode and start up the set in application mode No background is visible on the TV screen. The analogue board is ready to accept the appropriate slash version.

8.3 **Rework Procedure IEEE Unique Number**

8.3.1 Scope:

The procedure describes how to upgrade sets with a unique number after repair. This unique number is stored in the NVRAM (item 7201) of the digital board at the end of the production line.

This procedure is only valid or necessary when:

- The digital board is replaced
- NVRAM on the digital board is replaced
- **NVRAM** is cleared

In all other cases the repaired set retains its unique number. The procedure defines several means to re-assure the unique number depending on the possibilities of repair or the state the faulty set is in.

8.3.2 Handling:

State of Original (Defective) Board:

- 1. The digital board starts up in Diagnostics Mode: follow procedure A to retrieve the valid unique number
- The digital board does NOT start up in Diagnostics Mode: follow procedure B.

8.3.3 Procedure A

- 1. Connect defective digital board to PC via serial cable (3122 785 90017)
- start up hyper terminal or any other serial terminal via the correct settings (DSW command mode interface)
- 3. read out existing unique number via nucleus 403 example:

DD:> 403

40300: DV Unique ID = 00D7A1FC6C

Test OK @

- 4. note read out
- program new digital board via nucleus 410 example: DD:> 410 00D7A1FC6C 41000: Test OK @

The set has now the original unique number

8.3.4 Procedure B

1. Note the serial number of the set example: AH050136130156

- AH = production centre Hasselt. According to UAW-500: A=1 and H=8
- 05 = change code (this is not used for this calculation)
- 01 = YEAR
- 36 = Production WEEK
- 130156 = Lot and SERIAL number
- Calculate the unique number: this number always exists out of 10 hexadecimal numbers.
- First 5 numbers: First we calculate a decimal number according to the formula below: 35828*YEAR + 676* WEEK + 26*A + H + 8788 The figures are fixed, YEAR + WEEK + factory code (A + H) are variable Example: 35828*01+676*36+26*1+8+8788 = 68986 (decimal) Then we translate the decimal number to a hexadecimal number.
 - example: 68986 (decimal)= 10D7A (hex)
- Last 5 numbers: The last 5 numbers exist out of the Lot and SERIAL number. We have to translate the decimal number to the next 5 hexadecimal numbers: Example: 130156 (decimal) = 1FC6C (hex)
- Program new digital board via nucleus 410 Therefore we use the 10 hexadecimal numbers we calculated above: example:

DD:> 410 10D7A1FC6C 41000: Test OK @

The set has now its original unique number

8.4 Adjustment DVIO 1.8 PCB

- 1. Disconnect DVD+RW set from the mains.
- Plug DVIO1.8 board via edge-connector onto Digital Board (DVIO board is vertically oriented, so that both sides of the PCB are accessible for measurements).
- 3. Connect DVD+RW set to the mains.
- Turn DVD+RW set on and select any video input source except the DV input.
- Check the signal at test point F611 with an oscilloscope.
 The signal should be 5V digital with 50% duty-cycle.
- Measure the frequency of the signal at test point F610 and adjust the potentiometer 3605 to get a frequency of 12.288MHz ±50kHz (after removing the screwdriver from the potentiometer).
 - 6a. In case the frequency can not be increased sufficiently, replace capacitor 2618 by NP0-type capacitor with 18pF. Adjust afterwards again the frequency with the potentiometer.
 - 6b. In case the frequency can not be decreased sufficiently, add (3pF-10pF) trim-capacitor in parallel to capacitor 2618 or replace capacitor 2618 by NP0-type capacitor with 27pF.Adjust afterwards again the frequency with the potentiometer (and/or trimcapacitor).
- 7. Switch DVD+RW set to Stand-by mode.
- 8. Disconnect the DVD+RW set from the mains.
- Plug DVIO1.8 board directly (without edge connector) onto Digital Board.
- 10. Connect DVD+RW set to the mains.
- 11. Connect a DV-source that transmits DV-video data with audio to the DVD+RW set.
- Turn DVD+RW set on, select DV input, and switch DVD+RW set appropriately to output the decoded signal. Audio should be output without distortion.

Circuit-, IC Descriptions and List of Abbreviations

Multi-Mode SOPS 50PS203 9.1

9.1.1 Why Multi-Mode SOPS?

Using ordinary SOPS results in a decrease of the efficiency at low output loads due to the increase of the switching frequency. The Multi-Mode SOPS will reduce the switching frequency at low loads but still preserves valley switching.

9.1.2 Block Diagram




Figure 9-1

9.1.3 **Circuit Description**

Input Circuit

The input circuit consists of a lightning protection circuit and an

The lightning protection comprises R3120, sparkgaps 1124 and 1125. D6128, 6129, C2127 and R3129 are optional. L5110, L5115, C2120 and L5120 form the EMI filter. It prevents inflow of noises into the mains.

Primary Rectifier/smoothing Circuit

The AC input is rectified by diodes 6151,6152, 6153, 6154 and smoothed into C2125. The voltage over C2125 is approximately 300V. It can vary from 200V to 390V.

Start Circuit

This circuit is formed by R3125, 3126, R3141, C2140 and R3132

When the power plug is connected to the mains voltage, the MOSFET 7125 will start conducting as soon as the gate

voltage reaches a treshold value. A current starts to flow in primary winding 2-4. The MOSFET will be fed forward via winding 7-8, R3150 and C2146.

+Vb Supply and Negative Regulation Voltage

The positive part of the voltage over winding 7-8 will be rectified via R3150, D6140 and charged via R3140 into C2140. The voltage over C2140 has a value of +30 till +40V. This value depends on the value of the mains voltage Vi and the load. The negative part of the voltage over winding 7-8 will be rectified via R3150, D6142 and charged into C2151. The voltage over C2151 has a value of -15V and is used as regulation voltage.

Control Circuit

The control circuit exists of T7140, D6141, C2144 and 2145, C2147, R3147 and 3148.

This circuit is fed by supply voltage +Vb via R 3141. This circuit controls the conduction time and the switching frequency of the power switch circuit. It switches off the MOSFET as soon as the voltage over Rsense reaches a certain value. This value

depends on the error voltage at the emittor of T7140, which can be positive or negative (+/- 0,66V). The voltage fed back by the regulation circuit defines this error voltage.

Power Switch Circuit

This circuit comprises MOSFET 7125, Rsense formed by R3133, 3134, 3135, 3136 and 3137, R3131, R3132, D6146. Diodes 6130, 6131 and 6132 protect the control circuit in case of failure of the MOSFET.

Regulation Circuit

The regulation circuit comprises opto-coupler 7200, which isolates the base voltage of transistor 7140 at the primary side from a reference component 7251 at the secondary side. The TL431(7251) can be represented by two components:

- a very stable and accurate reference diode
- a high gain amplifier




Figure 9-2

TL431 will conduct from cathode to anode when the reference is higher than the internal reference voltage of about 2.5V. If the reference voltage is lower, the cathode current is almost zero. The cathode current flows through the LED of the opto-coupler. The collector current of the opto-coupler will adjust the feedback level of the error voltage at the emittor of T7140.

Overload Protection Circuit

This circuit consists of R3145, C2143, a thyristor circuit formed by T7141 and T7143, R3143 and R3142. When the output is shortened, the thyristor circuit will start to conduct and switch off the supply voltage over C2140. This results in a switching of f of the drain current of the MOSFET 7125 and the output will be disabled. The start circuit will try to start up the power supply again. If the circuit is still shortened, the complete start and stop sequence will repeat. The power supply comes in a hiccup mode (is ticking).

Overvoltage Protection Circuit

This circuit consists of R3149, D6144, 6143, R3144, C2142

When the regulation circuit is interrupted due to an error in the control loop, the regulated output voltage will increase (overvoltage). This overvoltage is sensed on the primary

When an overvoltage is detected, the circuit will start up the thyristor circuit T7141-7143. The power supply will come in a hiccup mode as long as the error in the control loop is present.

Secondary Rectifier/Smoothing Circuit

There are 6 rectifier/smoothing circuits on the secondary side. Each voltage depends on the number of windings of the transformer.

From these circuits a lot of voltages are derived and fed to 3 connectors. The following voltages are present at the output: Connector 209

Functional use: to Digital board + Dvio board

- 1. +3V3(for dig pcb + DVio)
- 2. +3V3(for dig pcb + DVio)
- 3. +3V3(for dig pcb + DVio)

- 4. +3V3(for dig pcb + DVio)
- 5. GND(for dig pcb + DVio)
- 6. +12V(for dig pcb + DVio)
- 7. GND(for dig pcb + DVio)
- 8. GND(for dig pcb + DVio)
- 9. +5V(for dig pcb + DVio)
- 10. STBY control(for dig pcb + DVio)
- 11. GND(for dig pcb + DVio)
- 12. -5V(for dig pcb + DVio)

The +12V is switched off by the STBY_ctrl signal.

When the +12V is switched off, also the +3V3, +5V and -5V are switched off. All these voltages are low drop regulated.

Connector 0205

Functional use: to analogue board + display board + flap motor 'STBY' indicates that the voltage will not be switched off in the standby situation.

- 1. +12VSTBY(= +12V Standby, for display heating, 8Vstby)
- 2. +5VSTBY(= +5V Standby; general use)
- 3. -5NSTBY(= -5V Standby; neg. voltage for drivers)
- 4. VGNSTBY(= -32V Standby; for display grids)
- +33STBY(= +33V Standby; for tuner) 5.
- 6. FLYB(flyback pulse for power fail + measurement)
- 7. GNDA(Ground for the analogue board)

Connector 0207

Functional use: to engine

- +3V3(for engine servo board)
- 2. +5V(for engine servo board)
- 3. GND(for engine servo board)
- 4. +4V6E(for engine analog part)
- 5. GND(for engine servo board)
- 6. -5V(for engine servo board)
- 7. GND(for engine motor currents) 8. +12V(for engine motor currents)

9.2 **Display Board**

9.2.1 Operation Unit DC (DC Part)

The core element of the operation unit DC is the microcontroller TMP88CU77ZF [7156]. The TMP88CU77ZF is an 8 bit microcontroller fitted with 96kB ROM and 3kl RAM and is responsible for following functions:

- Integrated VFD driver
- Timer
- Evaluation of the keyboard matrix
- Decoding the remote control commands from the infra-red receiver pos. 6170
- Activation of the display
- Motor driver

The system clock is generated with the 12MHz quartz (Pos. 1153).

9.2.2 **Evaluation of the Keyboard Matrix**

There are 15 different keys on the display board. A resistor network is used to generate a specific direct to ltage value, depending on the key pressed, via the resistors 3145, 3171, 3183 and 3194 on the analog/digital (A/D) pots (7156 Pin 17, 18, 19, 20). Pressing keys simultaneously may lead to undesired functions!

IR Receiver and Signal Evaluation

The IR receiver [7140] contains a selectively controlled amplifier as well as a photo-diode. The photod fode changes the received transmission (approx. 940nm) in ectrical pulses, which are then amplified and demodulated. On the output of the IR receiver [7140], a pulse sequence with TTL-level, which corresponds to the envelope curve of the reciived IR remote control command, can be measured. This pulse sequence is input into the controller for further signal evaluation via input IRR [7156, pin 2].

Bi-Color LED (Standby and ON)

The STBY-LED is a red/green bi-color-LED and is controlled via the STBYLED-signal of the P (7156 Pin 10) in the following

DVDR990 /0X1

Colour of STBY LED	Status of the Set
red	STBY
green	ON

9.3 **Analogue Board Europe**

9.3.1 Microprocessor TMP93C071F

The microcontroller "AIO" TMP93C071F is a 16bit microcontroller with internal ROM and 8kB RAM. It includes the following functions:

- A/D converters
- composite sync input
- I²C bus interface

Following connection to the mains, a positive pulse on the reset input on the P is generated by the reset-IC TL7705 (Pos.7900). The system clock is generated with the 20MHz quartz (Pos. 1994).

9.3.2 **Bus Systems**

The communication between the P and the other functional groups is via the I²C-bus (SDA, SCL). The clock rate is approx. 95kHz.

Functional groups on the I²C bus:

- E²PROM ST24E16 (Pos. 7815)
- Tuner (Pos. 1705)
- Matrix-switch STV6410 (Pos. 7507)
- Audio IC / MSP (Pos. 7600)
- Display board (Pos. 1987)
- VPS-IC (Pos. 7990).

9.3.3 E²PROM

The E²PROM ST24E16 (Pos. 7815) is an electric erasable and programmable, non-volatile memory. The E²PROM stores data specific to the device, such as the AFC-reference value. clockcorrection-factor, etc. The data is accessed by the P via the I²C-bus.

9.3.4 VPS, PDC, Teletext (Europe Only)

The STV5348 (Pos. 7990) is a VPS, PDC, and Teletext Decoder with an external 13,875Mhz quartz.

The following data formats are identified:

- VPS (Timer data and station name)
- PDC Format 2 (Timer data and station name)
- PDC Format 1 (station name and time)
- TXT header line (time for "time download")

9.3.5 FOME

The FOME-circuit compares the video signal coming from the tuner and the one coming from the Scart-plug 1. If the videosignals are identical the output of the FOME-circuit is low.

9.3.6 Fan Control

The fan control circuit is necessary to control the speed of the cabinet fan (Pos. 1984) according to the requirements in temperature and noise. The temperature is measured via an NTC on the display board (Pos. 3145). When the temperature is lower than 25°C the fan-voltage is approx. 5V and will reach approx. 10V at a temperature of 40°C. It is also possible to

switch off the fan via the control line ION FAN. The circuit generates also two control-signals: TEMP goes to the P and BE_FAN is the control-line for the basic engine fan.

9.3.7 **Power Supply**

The 5SW and 8SW supply are switched off in case of standby from the P via the ISTBY-line. This is possible for power-save. The ISTBY-line must be low in case of STBY. There is also a "power fail" circuit on the PS-schematic which is necessary to mute AUDIO when IPFAIL is low.

9.3.8 Front End (TU, AP Part)

The Front End Comprises the Following Parts:

- Tuner [1705]
- IF amplifier & video demodulator IC TDA 9818 [7703]
- Sound processor MSP3415G [7600]

The IF frequency of the video carrier is 38.9 MHz for all systems except SECAM L' (33.9 MHz).

A quasi-split audio system is used. Separate surface-wave filters (SAW) are required. [1700], [1701] for video, [1702] for audio. [1700] Is switched into the signal path for DK/I-SECAM L/L' reception, if the signal SAWS is "high". In this case the switches [7701], [7702] are open and the diode [6700] is conducting. [1701] Is switched into the signal path for BG reception, if the signal SAWS is "low". Then the switch [7708] is open and the diode [6701] is conducting. For DK/I-SECAM L/ L' reception, an additional circuit for suppressing the adjacent channel audio carrier is provided, which is set using coil [5702] to maximum suppression at 40.4MHz.

IF Demodulator

TDA 9818

The IF signal from the tuner is processed by the demodulator IC TDA 9818 [7703]. The signal PSS to pin3 switches between demodulation of positive SECAM or negative PAL modulated video carriers. A QSS-audio-IF signal SIF1 is generated for demodulation in the sound processor [7600]. The audio-IF carrier is selected in the audio SAW filter [1702]. This filter is switched for SECAM L'. If the signal SB1 is "high", the switch [7707] is closed and the diode [6702] is not conducting. For all other standards the diode [6702] is conducting and the switch [7707] is open. The output signal from this SAW filter is first processed in the TDA 9818. Audio carriers are converted from the tuner IF level into the audio IF position and further processed in the audio demodulator [7600]. The AFC coil [5703] on the TDA 9818 is adjusted so that when a frequency of 38.90 MHz is supplied to the IF output of the tuner, the AFC voltage on pin 17 of the TDA 9818 is 2.5V. The setting of the picture carrier frequency for SECAM L in the TDA 9818 is achieved by connecting pin 7 of the IC via a resistor [3702] to earth. The switch [7700] and the signal SB1 "high" do this. The HF-AGC is set using the AGC controller [3707] so that, with a sufficiently large antenna input signal (74 dBV), the voltage at the IF output of the tuner [1705] pin 11 is 500 mVpp. This setting must be carried out, when the audio carrier is switched off. The demodulated video signal appears on pin 16 [7703]. The demodulator AGC voltage at pin4 is used to determine the antenna signal strength after a buffer [7705] with the signal AGC_MUTE. In the opposite direction this line may be used to mute the demodulator to avoid cross talk in all cases, where the tuner signal is not needed. In this case a "high" signal is se nt via AGC_MUTE and the conducting diode [6703] to pin4. The video trap [1703] reduces adjacent channel video and sound carrier remainders in the video for BG standards. For all other standards the switch [7704] and signal TS "low" bypass the trap. In this cases the selectivity of the SAW filter [1700] is sufficient. A frequency response correction is achieved by the inductance [5009] for not BG standards. This correction is not

preferred for SECAM L' and therefore shorts circuited by [7709], if the signal SB1 is "high". The demodulated video signal VFV is available after the buffer and limiting stage for noise peaks [7706]. The FM-PLL demodulator function of TDA 9818 is not used and deactivated by the resistor [3726].

Audio Demodulator

Sound processor MSP 3415G

The MSP 3415G [7600] is a multistandard sound processor which can demodulate FM Mono/Stereo, NICAM and AM signals. The incoming signal is first controlled and then digitised. The digital signal is then demodulated in 2 separate channels. In the first MSP channel, FM and NICAM (B/G/I/D/K) are demodulated, whereas in the second MSP channel, FM and are demodulated again (NICAM L corresponds to NICAM B/G). These demodulated signals are selected digitally in the I/ O and switched to the D/A converter on the outputs. Amplitude and bandwidth of the demodulated audio signals can be determined in the MSP using the corresponding commands via the I2C bus. The audio signal from the tuner is available at the pins 30 AFER and 31 AFEL.

9.3.9 Input/Output Video-Routing (Europe-Version)

General Description:

The complete Video- I/O-switching is basically realised by the I/O switch STV6410A. It is controlled via IIC-Bus-0 (SDA/SCL) by the all in one C on the analogue board. The STV 6410 has three YCVBS switches, three chroma switches and one RGB switch. All switches have 6-dB amplification on the outputs. The YCVBS inputs have bottom clamp, the chroma inputs have average clamp, and the RGB inputs have bottom clamp circuits at the inputs. The R/C inputs can be switched to average clamp for chroma signals via I2C bus.

The IC has also one slow blanking monitor and one fast blanking switch for fast RGB insertion (see detailed description in chapter 1.5). Two pre-selectors BA 7652 are additionally used: One for switching between Rear CVBS, Y- Rear and Front, the second for switching between Chroma-Rear and Front signal. Both pre-selectors are controlled via IS1 and IS2 from the analogue board C.

CVBS Signals:

There are four CVBS input connection possibilities: Front chinch (E6), Rear Chinch (E4), Scart 1 (E1) and Scart 2 (E2). Rear Chinch In is routed via the pre selector BA 7652; the other signals are connected direct to the STV 6410. The selected CVBS signal is routed to Rear Chinch Out (via BA 7660, 6dB amplification, 75 Ohm driver) and to Scart 1. Independent of the input signal quality (CVBS, S-Video or RGB) the digital board supplies also S-Video and RGB signals to the corresponding socket.

S-Video Signals:

There are also four S-Video input connection possibilities: Front In (E5), Rear In (E3), Scart 1 and Scart 2. For S-Video from Scart this option has to be switched on in the OSD menu. The pre-selectors and the STV 6410 do the signal selection (for detailed routing see overview). Also the video quality will be S-Video, the digital board supplies also CVBS to the corresponding sockets. The S-Video signal that is coming from the digital board is routed via BA 7660 (6-dB amplification and 75-Ohm driver) to the S-Video Rear Out socket.

RGB Signals:

The Scart 2 RGB input signal (Decoder socket) is connected to the RGB switch of STV 6410 and to the digital board in parallel. The RGB from Scart 2 is routed to Scart 1 in low power standby mode. The direct connection (not via STV 6410) is for loop through and REC. The RGB signal, which is coming from the digital board, is connected to the RGB encoder input of the STV 6410 and is routed to Scart 1 in all other modes.

As the Scart-connection can carry either RGB- or Y/C-signals it is necessary to define the available and selected signalproperty. While Pin15 of Scart (Red or Chroma-upstream) is fully handled via STV6410A the Pin7 (Blue or Chromadownstream) has to be extra set.

- Scart1: Pin42 of C (SC1YC_H-line):
 - Low (Blue-Out on SC1
 - High (Chroma-In on SC1
- Scart2: Pin41 of C (SC2RGB H-line):
 - Low (Chroma-Out on SC2
 - High (Blue-In on SC2

Detection of Status-Information

Pin-8 (Slow-Blank):

Level-detection of Pin-8 (Scart-1 and -2) is realised by using STV6410A. It can be readout via IIC-Bus by the CC-C. To obtain the status of Scart1-Pin8, Bit 0 & 1 of register 06h must be set to 0 (Input-mode). The corresponding bits for verification of Scart2-Pin8-status are set to input-mode as default. Meaning of Read-Register-Bits:

- Bit 7 & 6: not used
- Bit 5 & 4: Status Scart-2/Pin8:
 - 0 1 Low-level
 - 1 0 Medium-level (16:9)
 - 1 1 High-level (4:3)
- Bit 3 &2: not used
- Bit 1 & 0: Status Scart-1/Pin8:
 - 0 1 Low-level
 - 1 0 Medium-level (16:9)
 - 1 1 High-level (4:3)

Pin-16 (Fast Blank):

Only the status/level of Scart-2/Pin16 must be detected; this is realised by using PortC3/AIN14 (Pin25) of the CC-C as an Analogue-input.

- ADC-value lower or equal 24h (Pin16 low (no RGBsignals)
- ADC-value greater 24h (Pin16 high (RGB present on

To avoid misdetection a "software-integration" (result is first valid if it was 3-times the same) must be implemented, determination has to be done approx. every 47 msec (no multiple of V-sync).

WSS on Y/C-Plug:

Picture-Ratio-Information (16:9 or 4:3) on SVHS-connections is coded via the average DC-level of the Choma-signal-line, detection is realised by using an analogue-input-port of the CC-C.

- ADC- value lower or equal 40h (4:3-picture-ratio delivered
- ADC-value greater 40h (16:9-picture-raio available on

Y/C-Rear is determined via Port40/AIN3 (Pint4) of CC (WSRIline) and Port41/AIN4 (Pin15) is used for Y/C-Front (WSFI-

Generation of Status-Information

Pin-8 (Slow Blank):

Only on Scart-1 the Slow-Blank-Status (Leve of Pin8) must be created, which is done via IIC-Bus-register 6h (Bits 0 & 1) of the STV6410A.

Pin-16 (Fast Blank):

Only the status/level of Pin16-Scart1 must becontrolled; this is realised by using the FB-switch-capabilities of the STV6410A, which are set via IIC-Bus-register 04h (bits 4& 5).

WSS on Y/C-Plug:

The appropriate DC-level on Chroma-signaline for Y/C-Rear-Out is produced via Port57 (Pin10) of the CCC (WSRO-line).

4:3 - Picture-ratio supported on Y/C-Plug Port57 set to 0

16:9 - Picture-ratio supported on Y/C-Plug: Port57 set to 1

9.3.10 Audio Routing Analogue board (Europe / Nafta)

General Description:

The Audio- I/O switching is realised by the STV6410 I/O switch. By I^2C Bus (SDA-0/SCL-0) it is possible to control all the Audio in- and outputs (for detailed Information we refer to the STV6410 routing overview).

Analog audio coming from DV-Board and second rear Cinch input is routed via MSP3415 to the STV 6410. After selecting the audio source via STV 6410, the signal must be transformed into the digital domain. For this, the UDA 1360TS (ADC) is responsible. An input-voltage of up to 2Vrms can be handled from the IC's. For further processing, the UDA 1360TS (ADC) delivers the data-in I²S format to the digital-board. After a certain delay the (processed) data come back from the digital board to the UDA 1328 (DAC). The UDA 1328 (DAC) transforms the I²S data back into the analog domain and feeds the signals direct to the MC33078 (OPV). From the MC33078 (OPV) the signals are delivered back to the STV 6410 and also direct to the 2nd rear out Cinch. The other outputs (Scart, Cinch) are supported by the STV 6410.

Detailed Description STV 6410:

The STV 6410 is an I²C bus controlled audio and video switch matrix, which is able to handle audio input signals up to 2 Vrms. The used outputs are equipped with internal level adjustment possibility. Low distortion and very good channel separation is a typical peculiarity of this IC. The output resistance is very low and the frequency bandwidth is up to 50 kHz.

Detailed Description UDA 1360:

The UDA 1360TS is a stereo Analog-to-Digital Converter employing bitstream conversion techniques.

The UDA supports the I²S-bus data format and the MSB-justified data format with word lengths of up to 20 bits. The IC supports also 2Vrms input signals and is designed for 3V3 supply voltage.

The device is able to handle system clocks of 256fs and 384fs. Typical THD+N at 0dB is -85dB and a S/N performance up to 97dB is possible.

Detailed Description UDA 1328:

The UDA1328 is a 6 channel DAC employing bitstream conversion techniques, which can be used either in L3 microcontroller mode or in static pin mode.

The UDA 1328 supports the I²S-bus data format with word lengths of up to 24 bits.

Digital sound features can be controlled with the L3 interface. System clock can be set to 256fs or 384fs.

The Device also provides 2 high quality differential outputs. Typical THD+N at 0dB is -95dB and a S/N of up to 106dB is possible.

Supply voltage is 3V3.


Detailed Description MC 33078:


The MC33078 is a dual operational amplifier for audio applications.

It offers low voltage noise (4,5nV/Hz) and high frequency performances (15MHz Gain Bandwidth product, 7V/s slew rate).

In addition the MC33078 has a very low distortion (0,002%).

BLOCK DIAGRAM VIDEO IN/OUT EUROPE-VERSION





BLOCK DIAGRAM AUDIO IN/OUT EUROPE-VERSION

9.4 Analog Board Nafta version

9.4.1 Microprocessor TMP93C071F

The microcontroller "AIO" TMP93C071F is a 16bit microcontroller with internal ROM and 8kB RAM. It includes the following functions:

- A/D converters
- · composite sync input
- I²C bus interface

The following connection to the mains, a positive pulse on the reset input on the P is generated by the reset-IC TL7705 (Pos.7900).

The system clock is generated with the 20MHz quartz (Pos. 1994).

9.4.2 Bus Systems

The communication between the P and the other functional groups is via the I^2 C-bus (SDA, SCL). The clock rate is approx. 95kHz.

Functional groups on the I²C bus:

- E²PROM ST24E16 (Pos. 7815)
- Tuner (Pos. 1705)
- Matrix-switch STV6410 (Pos. 7507)
- Audio IC / MSP (Pos. 7600)
- Display board (Pos. 1987)

9.4.3 E²PROM

The E^2PROM ST24E16 (Pos. 7815) is an electric erasable and writeable, non-volatile memory. The E^2PROM stores data specific to the device, such as the AFC-reference value, clock-correction-factor, etc. The data is accessed by the P via the I^2C -bus.

9.4.4 FOME

The FOME (Follow Me) -circuit compares the video signal coming from the tuner and the one coming from the Scart-plug 1. If the video-signals are identical the output of the FOME-circuit is low.

9.4.5 Fan Control

The fan control circuit is necessary to control the speed of the cabinet fan (Pos. 1984) according to the requirements in temperature and noise. The temperature is measured via an NTC on the display board (Pos. 3145). When the temperature is lower than 25°C the fan-voltage is approx. 5V and will reach approx. 10V at a temperature of 40°C. It is also possible to switch off the fan via the control line ION_FAN. The circuit generates also two control-signals: TEMP goes to the P and BE_FAN is the control-line for the basic engine fan.

9.4.6 Power Supply

The 5SW and 8SW supply are switched off in case of Stby from the P via the ISTBY-line. This is possible for power-save. The ISTBY-line must be low in case of STBY. There is also a "power fail" circuit on the PS-schematic which is necessary to mute AUDIO when IPFAIL is low.

9.4.7 Front End (TU, AP Part)

The front end comprises the following parts:

- Tuner [1705]
- IF amplifier & video demodulator IC TDA 9817 [7703]
- Sound processor MSP3445G [7600]

IF Selection

The IF frequency of the video carrier is 45.75 MHz. A quasi-split audio system is used. Separate surface-wave filters (SAW) are required. [1701] for video, [1702] for audio.

IF Demodulator

TDA 9817

The IF signal from the tuner is processed by the demodulator IC TDA 9817 [7703]. A QSS-audio-IF signal SIF1 is generated for demodulation in the sound processor [7600]. Audio carriers are converted from the tuner IF level into the audio IF position and further processed in the audio demodulator [7600]. The AFC coil [5703] on the TDA 9817 is adjusted so that when a frequency of 45.75 MHz is supplied to the IF output of the tuner, the AFC voltage on pin 17 of the TDA 9817 is 2.5V. The HF-AGC is set using the AGC controller [3707] so that, with a sufficiently large antenna input signal (74 dBV) the voltage at the IF output of the tuner [1705] pin 11 is 500 mVpp. This setting must be carried out, when the audio carrier is switched off. The demodulated video signal appears on pin 16 [7703]. The demodulator AGC voltage at pin4 is used to determine the antenna signal strength after a buffer [7705] with the signal AGC_MUTE. In the opposite direction this line may be used to mute the demodulator to avoid crosstalk in all cases, where the tuner signal is not needed. In this case a "high" signal is sent via AGC_MUTE and the conducting diode [6703] to pin4. The video trap [1703] reduces adjacent channel video and sound carrier remainders in the video. The demodulated video signal VFV is available after the buffer and limiter stage for noise peaks [7706]. The FM-PLL demodulator function of TDA 9817 is not used and deactivated by the resistor [3726].

Audio Demodulator

Sound processor MSP 3445G

The MSP 3445G [7600] is a NTSC sound processor. Amplitude and bandwidth of the demodulated audio signals can be determined in the MSP using the corresponding commands via the I2C bus. The audio signal from the tuner is available at the pins 30 AFER and 31 AFEL.

9.4.8 Video-Routing (Nafta Version)

General Description:

The complete Video- I/O-switching is basically realised by the I/O switch STV6410A, which is controlled via IIC-Bus-0 (SDA/SCL) by the all in one C on the analogue board. The STV 6410 has three YCVBS, three chroma, and one RGB switch which is not used in the Nafta I/O. All switches have 6-dB amplification on the outputs. The YCVBS inputs have bottom clamp, the chroma inputs have average clamp, and the RGB switch has bottom clamp circuits at the inputs. The R/C inputs can be switched to average clamp for chroma signals via I2C bus. Two pre-selectors BA 7652 are additionally used: One for switching between Y- Rear and Front, the second for switching between Chroma- Rear and Front signal. Both pre-selectors are controlled via IS1 and IS2 from the analogue board C.

CVBS Signals:

There are two CVBS input connection possibilities: Front chinch (E5) and Rear Chinch In (E3). Both CVB'S sources are connected direct to the STV 6410 and routed to Plear Out 1 and Rear Out 2 via the 75-Ohm driver BA 7623. Both CVBS output sockets are connected to BA 7623 in parallel.

Independent of the input signal quality (CVBS, S-Video or Y/UV) the digital board supplies also S-Video and Y/UV signals to the corresponding sockets.

S-Video Signals:

There are also two S-Video input connection pos sibilities: Front (E4) and Rear (E2) S-Video In which are connected to the preselector IC's BA 7652. One is used for Y, the other for Chroma

switching. The output of the pre-selector switches is connected to the STV 6410, and then the signal is routed via the 75-Ohm driver BA 7623 to the Rear Out S-Video socket.

DVDR990 /0X1

Also the video quality will be S-Video, the digital board supplies also CVBS and Y/UV to the corresponding sockets.

Y/UV Signals:

The Y/UV In signal is routed direct to the digital board, there is no Y/UV IN -> Y/UV Out loop through in low power standby. As the digital board supplies only RGB signals, a RGB Y/UV matrix is used. This matrix consists of the operational amplifier TSH95 which generates the U and V signals according the formulas: 2U=B-0,338R-0,661G, 2V=R-0,838G-0,161B. Then the signals are routed to the UV Output sockets via the 75-Ohm driver BA 7623. The corresponding Y signal is coming from the digital board via the STV 6410. The 75 Ohm Y socket is driven by the 75-Ohm driver BA 7623 and finally connected to the of the Y/UV Output.

Detection of Status-Information

WSS on Y/C-Plug:

- Picture-Ratio-Information (16:9 or 4:3) on SVHSconnections is coded via the average DC-level of the Chroma-signal-line, detection is realised by using an analogue-input-port of the CC-C.
- ADC- value lower or equal 40h (4:3-picture-ratio delivered
- ADC-value greater 40h (16:9-picture-ratio available on
- Y/C-Rear is determined via Port40/AIN3 (Pin14) of CC (WSRI-line) and Port41/AIN4 (Pin15) is used for Y/C-Front (WSFI-line).

Generation of Status-Information

WSS on Y/C-Plua:

The appropriate DC-level on Chroma-signal-line for Y/C-Rear-Out is produced via Port57 (Pin10) of the CC-C (WSRO-line).

- 4:3 Picture-ratio supported on Y/C-Plug: Port57 set to 0
- 16:9 Picture-ratio supported on Y/C-Plug: Port57 set to 1

Audio routing Analogue board (Europe / Nafta) 9.4.9

General Description:

The Audio- I/O switching is realised by the STV6410 I/O switch. By I²C Bus (SDA-0/SCL-0) it is possible to control all the Audio in- and outputs (for detailed Information we refer to the STV6410 routing overview).

Analog audio coming from DV-Board and second rear Cinch input is routed via MSP3415 to the STV 6410. After selecting the audio source via STV 6410, the signal must be transformed into the digital domain. For this, the UDA 1360TS (ADC) is responsible. An input-voltage of up to 2Vrms can be handled from the IC's. For further processing, the UDA 1360TS (ADC) delivers the data-in I²S format to the digital-board. After a certain delay the (processed) data come back from the digital board to the UDA 1328 (DAC). The UDA 1328 (DAC) transforms the I²S data back into the analog domain and feeds the signals direct to the MC33078 (OPV). From the MC33078 (OPV) the signals are delivered back to the STV 6410 and also direct to the 2nd rear out Cinch. The other outputs (Scart, Cinch) are supported by the STV 6410.

Detailed Description STV 6410:

The STV 6410 is an I²C bus controlled audio and video switch matrix, which is able to handle audio input signals up to 2 Vrms. The used outputs are equipped with internal level adjustment possibility. Low distortion and very good channel separation is a typical peculiarity of this IC. The output resistance is very low and the frequency bandwidth is up to 50 kHz.

Detailed Description UDA 1360:

The UDA 1360TS is a stereo Analog-to-Digital Converter employing bitstream conversion techniques.

The UDA supports the I²S-bus data format and the MSBjustified data format with word lengths of up to 20 bits. The IC supports also 2Vrms input signals and is designed for 3V3 supply voltage.

The device is able to handle system clocks of 256fs and 384fs. Typical THD+N at 0dB is -85dB and a S/N performance up to 97dB is possible.

Detailed Description UDA 1328:

The UDA1328 is a 6 channel DAC employing bitstream conversion techniques, which can be used either in L3 microcontroller mode or in static pin mode.

The UDA 1328 supports the I²S-bus data format with word lengths of up to 24 bits.

Digital sound features can be controlled with the L3 interface. System clock can be set to 256fs or 384fs.

The Device also provides 2 high quality differential outputs. Typical THD+N at 0dB is -95dB and a S/N of up to 106dB is possible.


Supply voltage is 3V3.


Detailed Description MC 33078:

The MC33078 is a dual operational amplifier for audio applications.

It offers low voltage noise (4,5nV/√Hz) and high frequency performances (15MHz Gain Bandwidth product, 7V/s slew

In addition the MC33078 has a very low distortion (0,002%).





9.5 Digital Board

9.5.1 Record Mode

Video Part

Analog Video input signals CVBS, YC and UV(RGB for EURO and YUV for USA) are routed via the analog board to connector 1601 and sent to IC7500 SAA7118 (Video Input Processor). Digital video input signals (DV_IN_DATA(7:0)) are sent from the DIVIO board through the connector 1603 and further also to IC7500.

IC7500 (VIP) encodes the analog video to digital video and processes the digital video to a digital video stream (CCIR656 format). This output stream (VIP_YUV[7:0]) goes to IC7403 SAA6752H (EMPRESS) and to IC7100 Versatile Stream Manager. The latter uses the data for VBI (vertical blanking interval) extraction.

IC7403 (EMPRESS) encodes the digital video stream into a MPEG2 video stream that is fed to IC7100 (VSM).

Audio Part

I2S audio are sent from the analog board to IC7403 EMPRESS via connector 1602. The EMPRESS compresses I2S audio data into an AC3 audio stream which is fed to IC7100 (VSM).

Front-End I2S

IC7100 (VSM) interfaces directly to the different hardware modules such as Basic Engine, EMPRESS IC7403, MPEG decoder IC7200 (Sti5508) and buffers the data streams that are coming from or going to these hardware modules. In IC7100 (VSM), the video MPEG2 stream and the audio AC3 stream are multiplexed into a I2S packetized stream. The serial data are sent to the Basic Engine to be recorded.

Loop-Through

The multiplexed audio and video stream in the VSM is fed back via the parallel front-end interface to IC7200 (Sti5508). This IC decodes the MPEG stream into analog video and I2S audio. The video and audio signals are routed to the analog board via connectors 1601 and 1602. During recording, the recorded signal is present at the outputs of the analog board.

9.5.2 Playback Mode

During playback, the serial data from the Basic Engine is going directly to the Sti5505 via the serial front-end I2S interface. The Sti5508 is a MPEG & Audio/video decoder and has the following outputs:

- · To the analog board:
 - analog video RGB, YC, CVBS
 - I2S audio (PCM format)
 - SPDIF audio (digital audio output)
- To the Progressive scan board:
 - digital video YC(7:0).

9.5.3 S2B Interface

The S2B interface between the VSM (IC7100) and the Servo processor MACE3 controls the Basic Engine during record and playback mode.

9.5.4 System Clock

System clocks(27MHz) of VSM, Sti5508, EMPRESS and Progressive Scan are generated by oscillator 7906

9.5.5 Audio Clock

During record mode, the audio clock ACLK_EMPRESS is generated by the EMPRESS IC 7403, filtered by the PLL IC 7102 and set to the VSM IC7100 as ACC_CLK_OSC. In the VSM the following clocks are generated:

- Audio decoder clock: AD_ACLK
- Audio encoder bit clock: AE_BCLK_VSM
- Audio encoder word clock: AE_WCL_VSM

AD_CLK is sent as AE_ACLK to the ADC IC on the analogue board and via buffer 7202 as AD_ACLK to the DAC IC on the analogue board. It is also connected to the Sti5508 and used to generate internally the necessary audio clocks for audio PCM. AE_BCLK_VSM and AE_WCLK_VSM are sent to the EMPRESS and further as AE_WCLK and AE_BCLK to the analogue board.

During playback mode, the audio clock AD_ACLK is generated by the MPEG AV DECODER Sti5508 (IC 7200) and sent to the analogue board. Buffer 7202 is in tri-state and blocks AD_ACLK to avoid interference with AE_ACLK.

9.5.6 On/Off

The digital board is not powered in standby mode. Control signal ION, coming from the analog board, will enable the PSU and power the digital board.

- ION = High: the digital board is in powered down standby mode
- ION = Low: the power supply to the digital board is enabled

9.5.7 Reset

Control signal IRESET_DIG, controlled by the microprocessor on the analog board is sent to the RESET LOGIC circuit.

- IRESET_DIG = Low in standby mode
- IRESET_DIG = High: the whole system is reset and the Digital board is waked up.

9.5.8 I2C Bus

Sti5508 is master of the I2C bus. The following IC's are controlled by the I2C bus:

- IC7201 NVRAM
- IC7403 EMPRESS
- IC7500 VIP
- IC7700 FLI2200 Video Deinterlacer Line Doubler
- IC7801 ADV7196 Video Denc

9.5.9 EMI Bus

The following IC's are connected to the External Memory Interface bus (EMI) which functions as system bus:

- IC7301 and 7302: Flash memories which contain the application and diagnostic software
- IC7100: VSM
- IC7200: MPEG AV Decoder

Block Diagram Digital Board




Figure 9-7

9.5.10 Progressive Scan

Description

The progressive scan part is integrated in the Digital Board and built around the SAGE Fli2200 de-interlacer / line doubler (7701). This I2C controlled de-interlacer uses a 64Mbit SDRAM (32bit x 2M) to perform high quality deinterlacing (meshing). The de-interlacer gets his digital YUV input data from the STi5508 (7200). The format of the digital YUV input to the SAGE is CCIR656 with separated Hsync, Vsync and odd/even signal running on 27Mhz.

Because the STi5508 doesn't have a Vsync output the odd/ even output of this IC has to be translated to a Vsync signal. Some glue logic has been added to extract the vertical sync. The glue logic circuit consists of Flip-Flop IC 74HC74D (7701) and EXOR 74LVC86 (7702). The next diagram shows how the vertical sync is extracted.




Figure 9-8

The output of the de-interlacer (4:4:4 progressive video) is fed to the Analog Devices ADV71967 MacroVision compliant DENC (7801).

The YUV current output of the DENC is fed via a low pass filter to the single supply output opamps AD8061/8062 (7802-7803). The analog video is fed via a 7 poled flex to the analog board where the YUV 2FH cinch connectors are located.

9.6 Divio 1.8 Board

9.6.1 Short Description of the Module:

The DVIO Module is a decoder for DV streams. Input is a stream from a DV-camcorder via IEEE1394. Outputs are CCIR656 Video and Analog audio (L+R). A serial control interface is present.

The following picture shows the location of the DVIO Module inside the DVDR set.

Description DIVIO Module ADC (analog PCB) Digital Audio I2S Audio LED Encode (dig. PCB) ≧ DVIO Module Front Video IEEE139 IEEE139 Encoder (dig. PCB) Host decoder STi5505 (dig. PCB)

Figure 9-9

9.6.2 Block Diagram

Block Diagram DVIO1.8




Figure 9-10

9.

9.6.3 Functional Description

The DVIO module consists of the following blocks (see blockdiagram):

- 1. IEEE1394 Interface
 - uPD72852 (7400) (Phy)
 - uPD72893 (7431) (Link part)
- 2. Micro-controller
 - uPD78F0988 (7802)
 - Voltage regulator LM2931 for generation of 10V programming voltage (7801)
- 3. Reset-circuitry
 - Power-on reset
 - Reset pulse-shortener
- 4. DV-Decoder
 - uPD72893 (7431) (Codec part)
 - 16MBit SDRAM (7430)
 - optional Flah-Memory M29W800AT for Firmware-Update of uPD72893 (7432)
- 5. Clocking & Audio PLL
 - Clock oscillator FXO-31FT (7601)
 - Audio-PLL: Voltage controlled oscillator BA7082F (7604), clock generator BU2288FV (7605), and clock divider 74LV74 (7606-A)
- 6. Audio Format adaption (MSB justified -> I2S), option
 - 74LV74 (7507-A, -B)
- 7. Audio & Video output
 - Audio DAC UDA1334ATS(7602)
 - Clock delay(7500)
 - Tristate buffer(7505)

IEEE1394 Interface

The 1394 interface consists of a uPD72852 physical layer and a uPD72893 link layer IC (uPD72893 integrated also DV-Decoder).

It has the following features:

- S400 operation (400 megabit per second)
- Two i.Link ports (4 pin), only one used
- AV link port

Micro-Controller

The uPD78F0988 processor has following extra features:

- 60 kilobyte of flash memory as program memory
- 2 kilobyte of internal data memory
- watchdog timer
- On board ISP(In-System-Programming) functionality

ISP

By use of In-System-Programming, it is possible to update the software of the DVIO board that is in the uPD78F0988. ISP can be made active by resetting the processor and keeping the ISPN pin low during reset. During ISP, the ISPN signal on the board has to be kept low. A programming voltage of 10V is activeted by the uPD78F0988 itself at the Vpp pin before programming procedure starts. When the ISP mode is active, the new program can be sent to the microprocessor through the serial port.

Reset-circuitry

The reset-circuitry consists of two parts.

First part (around transistor 7803) generates a reset pulse when the board is powered up.

Second part (around transistors 7804 & 7805) acts as a resetpulse shortener, i.e. a short reset pulse (4ms) is generated from the input signal RESETn which is much longer (usually 100ms). This is required to ensure correct operation of the Micro-controller after booting-up when RESETn is again deactivated.

DV-Decoder

The uPD72893 decodes the stream into video data in 656 format and audio data in I2S format.

The microprocessor has the ability to read the status registers of the uPD72893. By reading these registers, extra data from the DV stream, that is not decoded into audio or video, can be sent to the digital board using pin TXD of the serial interface. This data includes time stamp and some more.

Clocking and Audio PLL

The FXO-31FT generates the free-running 27MHz system clock. Video part of input DV-stream is in the uPD72893 adapted to the local 27MHz clock domain (skip, repeat frame). Because audio clock (11.2896Mz [fs=44.1kHz] or 12.288MHz [fs=32kHz, 48kHz]).

The uPD72893 integrates the phase comparator that drives the VCO BA7082F to a nominal frequency of 27MHz which in turn is converted by BU2288FV and 74LV74 to 11.2896MHz or 12.288Mhz, respectively.

The uPD72893 controls directly the frequency ratio of the BU2288FV.

Audio Format adaptation (MSB justified -> I2S), option

Due to a bug in 1st version of uPD72893 digital audio output is not correct in I2S mode when in 32kHz operation. As a workaround uPD72893 is generally configured in MSB justified mode and conversion to I2S mode is done externally via a 74LV74 device.

Can be disabled with later versions of uPD72893.

Audio & Video Output

The audio I2S data are sent to audio DAC UDA1334. Analog audio left and right signals are connected to the analog board. The tri-state buffer enables the digital video stream to the Video Input Processor on the digital board when the DV source is selected.

The clock delay synchronizes the AV clock with the AV data at the output.

9.7 IC's Analog Board

9.7.1 IC7001: UDA1328T

Multi-channel filter DAC

UDA1328T

1 FEATURES

1.1 General

- 2.7 to 3.6 V power supply
- 5 V tolerant TTL compatible inputs
- Selectable control via L3 microcontroller interface or via static pin control
- Multi-channel integrated digital filter plus non-inverting Digital-to-Analog Converter (DAC)
- Supports sample frequencies between 5 and 100 kHz
- Digital silence detection (output)
- · Slave mode only applications
- No analog post filtering required for DAC
- · Easy application.

1.2 Multiple format input interface

- I²S-bus, MSB-justified and LSB-justified format compatible (in L3 mode)
- I²S-bus and LSB-justified format compatible
- 1fs input format data rate.

1.3 Multi-channel DAC

- · 6-channel DAC with power on/off control
- Digital logarithmic volume control via L3; volume can be set for each of the channels individually
- Digital de-emphasis for 32, 44.1, 48 and 96 kHz f_s via L3 and, for 32, 44.1 and 48 kHz in static mode
- Soft or quick mute via L3
- Output signal polarity control via L3 microcontroller interface.

1.4 Advanced audio con puration

- 6-channel line output (under L3 volume control)
- A stereo differential output (channel 1 and channel 2) for improved performance
- High linearity, wide dynamic range, low distortion.



2 APPLICATIONS

This multi-channel DAC is eminently suitable for DVD-like applications in which 5.1 channel encoded signals are used.

3 GENERAL DESCRIPTION

The UDA1328 is a single-chip 6-channel DAC employing bitstream conversion techniques, which can be used either in L3 microcontroller mode or in static pin mode.

The UDA1328 supports the I²S-bus data format with word lengths of up to 24 bits, the MSB-justified data format with word lengths of up to 24 bits and the LSB-justified serial data format with word lengths of 16, 18, 20 and 24 bits.

All digital sound processing features can be controlled with the L3 interface e.g. volume control, selecting digital silence type, output polarity control and mute. Also system features such as power control, digital silence detection mode and output polarity control.

Under static pin control, via static pins, the system clock can be set to either $256f_{\rm s}$ or $384f_{\rm s}$ support, digital de-emphasis can be set, there is digital mute and the digital input formats can also be set.


4 ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
UDA1328T	SO32	plastic small outline package; 32 leads; body width 7.5 mm	SOT287-1

Multi-channel filter DAC

UDA1328T

6 BLOCK DIAGRAM




Multi-channel filter DAC

UDA1328T

PINNING

SYMBOL	PIN	DESCRIPTION
VOUT3	1	channel 3 analog output
VOUT4	2	channel 4 analog output
V _{SSA}	3	analog ground
VOUT5	4	channel 5 analog output
VOUT6	5	channel 6 analog output
V _{DDA}	6	analog supply voltage
n.c.	7	not connected (reserved)
TEST3	8	test output 3
STATIC	9	static mode/L3 mode switch input
вск	10	bit clock input
WS	11	word select input
DATAI12	12	data input channel 1 and 2
DATAI34	13	data input channel 3 and 4
DATAI56	14	data input channel 5 and 6
n.c.	15	not connected (reserved)
SYSCLK	16	system clock: 256f _s , 384f _s , 512f _s and 768f _s
L3MODE	17	L3 mode selection input
L3CLOCK	18	L3 clock input
L3DATA	19	L3 data input
V_{SSD}	20	digital ground
V_{DDD}	21	digital supply voltage
TEST2	22	test output 2
MUTE	23	static mute control input
DEEM1	24	DEEM control 1 input (static mode)
DEEMO	25	L3 address select (L3 mode)/DEEM control 0 input (static mode)
DS	26	digital silence detect output
TEST1	27	test input 1
VOUT1P	28	channel 1 analog output P
VOUT1N	29	channel 1 analog output N
V _{ref}	30	DAC reference voltage
VOUT2N	31	channel 2 analog output N
VOUT2P	32	channel 2 analog output P



Multi-channel Plter DAC

UDA1328T

8 FUNCTIONAL DESCRIPTION

8.1 System clock

The UDA1328 operates in slave mode only, this means that in all applications the system must provide the system clock. The system frequency is selectable. The options are $256f_s$, $384f_s$, $512f_s$ and $768f_s$ for the L3 mode and $256f_s$ or $384f_s$ for the static mode. The system clock must be frequency-locked to the digital interface signals.

It should be noted that the UDA1328 can operate from 5 to 100 kHz sampling frequency (f_s). However in 768 f_s mode the sampling frequency must be limited to 55 kHz.

8.2 Application modes

Operating mode can be set with the STATIC pin, either to L3 mode (STATIC = LOW) or to the static mode (STATIC = HIGH). See Table 1 for pin functions in the static mode.

Table 1 Mode selection in the static mode

L3 MODE	STATIC MODE
L3CLOCK	clock select
L3MODE	SF1 ⁽¹⁾
L3DATA	SF0 ⁽¹⁾
X ⁽²⁾	MUTE
X ⁽²⁾	DEEM1
L3ADR	DEEM0
	L3CLOCK L3MODE L3DATA X(2) X(2)

Notes

- 1. SF1 and SF0 are the Serial Format inputs (2-bit).
- 2. X means that the pin has no function in this mode and can best be connected to ground.

8.3 Interpolation Piter (DAC)

The digital filter interpolates from 1 to $128f_s$ by cascading a half-band filter and a FIR filter, see Table 2. The overall filter characteristic of the digital filters is illustrated in Fig.3, and the pass-band ripple is illustrated in Fig.4. Both figures are with a 44.1 kHz sampling frequency.

Table 2 Interpolation Piter characteristics

ITEM	CONDITION	VALUE (dB)
Pass-band ripple	0 to 0.45f _s	±0.02
Stop band	>0.55f _s	-55
Dynamic range	0 to 0.45f _s	>114
DC gain	_	-3.5

8.4 Digital silence detection

The UDA1328 can detect digital silence conditions in channels 1 to 6, and report this via the output pin DS. This function is implemented to allow for external manipulation of the audio signal in the absence of program material, such as muting or recorder control.

An active LOW output is produced at the DS pin if the channels selected via L3 or for all channels in static mode, carries all zeroes for at least 9600 consecutive audio samples (equals 200 ms for $f_s = 48 \ \text{kHz}$). The DS pin is also active LOW when the output is digitally muted either via the L3 interface or via the STATIC pin.

In static mode all channels participate in the digital silence detection. In L3 mode control each channel can be set, either to participate in the digital silence detection or not.

8.5 Noise shaper

The 3rd-order noise shaper operates at 128f_s. It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique enables high signal-to-noise ratios to be achieved. The noise shaper output is converted into an analog signal using a Filter Stream DAC (FSDAC).

8.6 Filter stream DAC

The FSDAC is a semi-digital reconstruction filter that converts the 1-bit data stream of the noise shaper to an analog output voltage. The filter coefficients are implemented as current sources and are summed at virtual ground of the output operational amplifier. In this way very high signal-to-noise performance and low clock jitter sensitivity is achieved. No post-filter is needed due to the inherent filter function of the DAC. On-board amplifiers convert the FSDAC output current to an output voltage signal capable of driving a line output.

The output voltage of the FSDAC scales proportionally with the power supply voltage.

8.7 Static mode

The UDA1328 is set to static mode by setting the STATIC pin HIGH. The function of 6 pins of the device now get another function as can be seen in Table 1.

8.7.1 SYSTEM CLOCK SETTING

In static mode pin 18 (L3CLOCK) is used to select the system clock setting. When pin 18 is LOW, the device is in $256f_s$ mode, when pin 18 is HIGH the device is in $384f_s$ mode.

Multi-channel filter DAC

UDA1328T

8.7.2 DE-EMPHASIS CONTROL

In static pin mode the pins DEEM0 and DEEM1 control the de-emphasis mode; see Table 3.

DVDR990 /0X1

Table 3 De-emphasis control

DEEM MODE	DEEM1	DEEM0
No de-emphasis	0	0
32 kHz de-emphasis	0	1
44.1 kHz de-emphasis	1	0
48 kHz de-emphasis	1	1

8.7.3 DIGITAL INTERFACE FORMATS

In static pin mode the digital audio interface formats can be selected via pin 17 (SF1) and 19 (SF0). The following interface formats can be selected (see also Table 4):

- I²S-bus with data word length of up to 24 bits
- · LSB-justified format with data word length of 16, 20 or 24 bits.

Table 4 Input format selection in the static mode

INPUT FORMAT	SF1	SF0
l ² S-bus	0	0
LSB-justiPed 16bits	0	1
LSB-justiPed 20 bits	1	0
LSB-justiPed 24bits	1	1

It should be noted that the digital audio interface holds that the BCK frequency can be 64 times the WS maximum frequency, or $f_{BCK} \le 64 \times f_{WS}$

8.8 L3 mode

The device is set to L3 mode by setting the STATIC pin to LOW. The device can then be controlled via the L3 microcontroller interface (see Chapter 9).

8.8.1 DIGITAL INTERFACE FORMATS

The following interface formats can be selected in the L3 mode:

- I²S-bus with data word length of up to 24 bits
- · MSB-justified with data word length of up to 24 bits
- · LSB-justified format with data word length of 16, 18, 20 or 24 bits.

8.8.2 L3 ADDRESS

The UDA1328 can be addressed via the L3 microcontroller interface using one of two addresses. This is done in order to individually control the UDA1328 and other Philips DACs or CODECs via the same L3 bus.

The address can be selected using pin 25 (DEEM0) in L3 mode. When pin 25 is set LOW, the address is 000100. When pin 25 is set HIGH the address is 000101.

Low-voltage low-power stereo audio ADC

UDA1360TS

FEATURES

General


- · Low power consumption
- 2.4 to 3.6 V power supply
- Supports 256 and 384f_s system clock
- Supports sampling frequency range of 5 to 55 kHz
- Small package size (SSOP16)
- · Integrated high-pass filter to cancel DC offset
- Power-down mode
- · Supports 2 V (RMS) input signals
- · Easy application
- · Non-inverting ADC plus decimation filter.

Multiple format output interface

- I²S-bus and MSB-justified format compatible
- · Up to 20 significant bits serial output.

Advanced audio configuration

- Stereo single-ended input configuration
- · High linearity, dynamic range and low distortion.



BITSTREAM CONVERSION

GENERAL DESCRIPTION

The UDA1360TS is a single chip stereo Analog-to-Digital Converter (ADC) employing bitstream conversion techniques. The low power consumption and low voltage requirements make the device eminently suitable for use in low-voltage low-power portable digital audio equipment which incorporates recording functions.

The UDA1360TS supports the I²S-bus data format and the MSB-justified data format with word lengths of up to 20 bits.

QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						L
V_{DDA}	analog supply voltage		2.4	3.0	3.6	V
V _{DDD}	digital supply voltage		2.4	3.0	3.6	V
I _{DDA}	analog supply current		_	9	-	mA
I _{DDD}	digital supply current		-	3.5 –		mA
T _{amb}	operating ambient temperature		-40	_	+85	°C
ADC						<u> </u>
V _{i(rms)}	input voltage (RMS value)	oltage (RMS value) see Table 1 – 1.0		1-	V	
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	at 0 dB	-	-85	-80	dB
		at -60 dB; A-weighted	-	-37	-33	dB
S/N	signal-to-noise ratio	V _I = 0 V; A-weighted	-	97	-	dB
α_{cs}	channel separation		-	100	-	dB

ORDERING INFORMATION

TYPE NUMBER		PACKAGE				
	NAME	DESCRIPTION	VERSION			
UDA1360TS	SSOP16	plastic shrink small outline package; 16 leads; body width 4.4 mm	SOT369-1			

Low-voltage low-power stereo audio ADC

UDA1360TS



Low-voltage low-power stereo audio ADC

UDA1360TS

PINNING

SYMBOL	PIN	DESCRIPTION
VINL	1	left channel input
V _{ref}	2	reference voltage
VINR	3	right channel input
V _{ref(n)}	4	ADC negative reference voltage
V _{ref(p)}	5	ADC positive reference voltage
SFOR	6	data format selection input
PWON	7	power control input
SYSCLK	8	system clock input 256 or 384fs
V_{DDD}	9	digital supply voltage
V _{SSD}	10	digital ground
BCK	11	bit clock input
WS	12	word selection input
DATAO	13	data output
FSEL	14	system clock frequency select
V _{SSA}	. 15	analog ground
V _{DDA}	16	analog supply voltage

FUNCTIONAL DESCRIPTION

System clock


The UDA1360TS accommodates slave mode only, this means that in all applications the system devices must provide the system clock. The system frequency is selectable via the static FSEL pin, and the system clock must be locked in frequency to the digital interface input signals.

The options are $256f_s$ (FSEL = LOW) and $384f_s$ (FSEL = HIGH). The sampling frequency range is 5 to 55 kHz.

The BCK clock can be up to $128f_s$, or in other words the BCK frequency is 128 times the Word Select (WS) frequency or less: $f_{BCK} \le 128 \times f_{WS}$.

Notes:

- The WS edge MUST fall on the negative edge of the BCK at all times for proper operation of the digital I/O data interface.
- For MSB justified formats it is important to have a WS signal with 50% duty factor.



Analog-to-Digital Converter (ADC)

The stereo ADC of the UDA1360TS consists of two 3rd-order Sigma-Delta modulators. They have a modified Ritchie-coder architecture in a differential switched capacitor implementation. The over-sampling ratio is 128.

Input level

The overall system gain is proportional to V_{DDA} . The 0 dB input level is defined as that which gives a -1 dBFS digital output (relative to the full-scale swing). In addition, an input gain switch is incorporated with the above definitions.

The UDA1360TS front-end is equipped with a selectable 0 or 6 dB gain, in order to supports 2 V (RMS) input using a series resistor of 12 k Ω .

For the definition of the pin settings for 1 or 2 V (RMS) mode given in Table 1, it is assumed that this resistor is present as a default component.

If the 2 V (RMS) signal input is not needed, the external resistor should not be used.

Low-voltage low-power stereo audio ADC

UDA1360TS

Table 1 Application modes using input gain stage

RESISTOR (12 kΩ)	INPUT GAIN SWITCH	MAXIMUM INPUT VOLTAGE
Present	0 dB	2 V (RMS)
Present	6 dB	1 V (RMS)
Absent	0 dB	1 V (RMS)
Absent	6 dB	0.5 V (RMS)

Multiple format output interface

The UDA1360TS supports the following data output formats:

- I2S-bus with data word length of up to 20 bits
- MSB-justified serial format with data word length of up to 20 hits

The output format can be set by the static SFOR pin. When SFOR is LOW, the I²S-bus is selected, when SFOR is set HIGH the MSB-justified format is selected.

The data formats are illustrated in Fig.4. Left and right data channel words are time multiplexed.

Decimation filter

The decimation from $128f_s$ is performed in two stages. The first stage realizes 3rd-order $\sin x/x$ characteristic. This filter decreases the sample rate by 16. The second stage (an FIR filter) consists of 3 half-band filters, each decimating by a factor of 2.

Table 2 DC cancellation filter characteristics

ITEM	CONDITION	VALUE (dB)
Pass-band ripple		none
Pass-band gain		0
Stop band	>0.55f _s	-60
Droop	at 0.00045fs	0.031
Attenuation at DC	at 0.00000036fs	>40
Dynamic range	0 to 0.45f _s	>110

Mute

On recovery from power-down, the serial data output DATAO is held LOW until valid data is available from the decimation filter. This time tracks with the sampling frequency:

$$t = \frac{12288}{f_c} = 279 \text{ ms}$$
; where $f_s = 44.1 \text{ kHz}$.

Power-down mode

The PWON pin can control the power saving together with the optional gain switch for 2 V (RMS) or 1 V (RMS) input. When the PWON pin is set LOW, the ADC is set to power-down. When PWON is set to HIGH or to half the power supply, then either 6 dB gain or 0 dB gain in the analog front-end is selected.

Application modes

The UDA1360TS can be set to different modes using two 3-level pins and one 2-level pin. The selection of modes is given in Table 3.

Table 3 Mode selection summary

PIN	V _{SS} •	1/2V _{DD}	V _{DD}
SFOR	I ² S-bus	test mode	MSB
PWON	power-down	0 dB gain	6 dB gain
FSEL	256f _s	_	384f _s

3-channel 75Ω driver **BA7660FS**

The BA7660FS is a 75Ω driver with a 6dB amplifier and three internal circuits, and provides 75Ω drive of composite Y signals and C signals, as well as RGB signals. Each load is capable of driving two circuits, and a sag correction function reduces the capacitance of the output coupling capacitor.

The input voltage is within a range of 0V to 1.5V, enabling direct connection of ordinary D / A converter output. An internal power-saving circuit is also included which provides simultaneous muting on all three channels, and output pin shorting protection.

Applications

DVDs, set top boxes and other digital video devices

Features

- 1) Can be coupled directly to D / A converter output.
- 2) Operates at a low power consumption (115mW typ.).
- 3) Internal output muting circuit.
- 4) Internal power-saving circuit.
- 5) Internal output protection circuit.

- An internal sag correction function makes it possible to reduce the capacitance of the output coupling capacitor.
- 7) Each load is capable of driving two circuits.
- 8) The compact 16-pin SSOP-A package is used.


● Absolute maximum ratings (Ta = 25C)

Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	8	V
Power dissipation	Pd	650	mW
Operating temperature	Topr	- 25 ~ + 75	°C
Storage temperature	Tstg	- 55 ~ + 125	°C

●Recommended operating conditions (Ta = 25C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Operating power supply voltage	Vcc	4.5	5.0	5.5	V

●Block diagram



●Pin descriptions and input / output circuits

Pin. No	Pin name	IN	OUT	Reference voltage	Equivalent circuit	Function
1	MUTE	К		_	15k W S 8k	Muting control If MUTE (pin 1) is set to HIGH, muting is carried out simultaneously on all three channels.
2 4 7	INA INB INC	ĸ	_	_		Signal input Input signals consist of composite video signals, Y signals, C signals, RGB, and others. The input level is within a range of 0 to 1.3 (min.) to 1.5 (typ.).
3 5 8	GND	_		ov	O	Ground
14 12 9 15 13 10	OUTA2 OUTB2 OUTC2 OUTA1 OUTB1 OUTC1	_	К	0.9V 0.95V	14pin 12pin 9pin 9pin 13pin 10pin	Signal output The signal output level is (0.9 + 2 × input voltage [V]). Pins 9, 12, and 14 are the pins for sag correction. If pins 10, 13, and 15 are set to 0.2V or less, the protective circuit is triggered and the power-saving mode is accessed.
16	Vcc	_		5.0V	O———Voc	Power supply

9.7.4 IC7507: STV6410

STV6410

AUDIO/VIDEO SWITCH MATRIX

- I²C BUS CONTROL
- STANDBY MODE

VIDEO SECTION

- 5 CVBS INPUTS, 4 CVBS OUTPUTS (ONE WITH SELECTABLE CHROMATRAP FILTER)
- 5 Y/C INPUTS, 3 Y/C OUTPUTS
- 6dBGAIN ON ALL CVBS/Y AND C OUTPUTS
- 1 Y/C ADDER
- 2 RGB/FB INPUTS, 1 RGB/FB OUTPUT WITH 6dB ADJUSTABLE GAIN
- VIDEO MUTING ON ALL THE OUTPUTS
- 3 SLOW BLANKING INPUTS/OUTPUTS
- SYNC BOTTOM CLAMP ON ALL CVBS/Y AND RGB INPUTS, AVERAGE ON C INPUTS
- BANDWIDTH: 15MHz ■ CROSSTALK: 60dB Typ.

AUDIO SECTION

- 5 STEREO INPUTS, 4 STEREO OUTPUTS (TWO WITH LEVEL ADJUSTMENT)
- MONO SOUND OUTPUT
- MONO SOUND CAPABILITY ON TV OUTPUTS
- AUDIO MUTING ON ALL THE OUTPUTS



TQFP64 (Plastic Quad Flat Pack)


ORDER CODE: STV6410D

DESCRIPTION

The STV6410 is a highly integrated I²C bus-controlled audio and video switch matrix, optimized for use in digital set-top box applications. It provides all the audio and video routings required in a full three scart set-top box design. It is also fully pin compatible with STV6411, the two scart version.

STV6410

PIN CONNECTIONS



PIN LIST


Pin Number	Symbol	Description
1	RCOUT_TV	Red/chroma Output, to TV Scart
2	LOUT_TV	Audio Left Output, to TV Scart
3	YCVBSOUT_TV	Y/CVBS Output, to TV scart
4	ROUT_AUX	Audio Right Output, to AUX Scart
5	COUT_VCR	Chroma Output, to VCR Scart
6	LOUT_AUX	Audio Left Output, to AUX Scart
7	YCVBSOUT_VCR	Y/CVBS Output, to VCR Scart
8	AOUT_RF	Audio (L+R) Output to RF Modulator
9	VOUT_RF	Video (CVBS) Output to RF Modulator
10	GNDV3	Video Switches Ground 3
11	FILTER	Chroma Trap Filter
12	V _{CCV3}	Video Switches Supply 3 (8V)
13	COUT_AUX	Chroma Output, to AUX Scart
14	GNDV2	Video Switches Ground 2
15	YCVBSOUT_AUX	Y/CVBS Output, to AUX Scart

STV6410

PIN LIST (continued)

Pin Number	Symbol	Description
16	Vccv2	Video Switches Supply 2 (8V)
17	FBOUT_TV	Fast Blanking Output, to TV Scart
18	FBIN_AUX	Fast Blanking Input, from AUX Scart
19	FBIN_ENC	Fast Blanking Input, from Encoder
20	ADD	I2C Bus IC Address Programmation
21	SCL	I2C Bus Clock
22	SDA	I2C Bus Data
23	VCC12	Slow Blanking Power Supply (12V)
24	YCVBSIN_AUX	Y/CVBS Input from AUX Scart
25	SLB_TV	Slow Blanking Input/Ouput from TV
26	YIN_AUX	Y Input, from AUX Scart
27	SLB_VCR	Slow Blanking Input/Ouput from VCR
28	RCIN_AUX	Red/Chroma Input, from AUX Scart
29	GNDV1	Video Switches Ground 1
30	GIN_AUX	Green Input, from AUX Scart
31	SLB_AUX	Slow Blanking Input/Ouput from AUX
32	BIN_AUX	Blue Input, from AUX Scart
33	Vccv1	Video Switches Supply 1 (8V)
34	CVBSIN STB	CVBS Input from STB
35	LIN_AUX	Audio Left Input, from AUX Scart
36	YCVBSIN_ENC	Y/CVBS Input from Encoder
37	RIN_AUX	Audio Right Input, from AUX Scart
38	YIN_ENC	Y Input, from Encoder
39	RIN_STB	Audio Right Input, from STB
40	CIN_ENC	Chroma Input, from Encoder
41	LIN_STB	Audio Left Input, from STB
42	RCIN_ENC	Red/Chroma Input, from Encoder
43	RIN_ENC	Audio Right Input, from Encoder
44	GIN_ENC	Green Input, from Encoder
45	LIN_ENC	Audio Left Input, from Encoder
46	BIN_ENC	Blue Input, from Encoder
47	RIN_VCR	Audio Right Input, from VCR Scart
48	CIN_VCR	Chroma Input, from VCR Scart
49	LIN_VCR	Audio Left Input, from VCR
50	YCVBSIN_VCR	Y/CVBS Input from VCR Scart
51	V REF	Voltage Reference Decoupling
52	YCVBSIN_TV	Y/CVBS Input, from TV Scart
53	LIN_TV	Audio Left Input, from TV Scart
54	CIN_TV	Chroma Input, from TV Scart
55	V CCA	Audio Switches Supply (8V)
56	RIN_TV	Audio right input, from TV Scart
57	GNDA	Audio Switches Ground
58	ROUT_CINCH	Audio Right Output, to CINCH
59	LOUT_CINCH	Audio Left Output, to CINCH
60	ROUT_VCR	Audio Right Output, to VCR sCart
61	BOUT_TV	Blue Output, to TV Scart
	LOUT_VCR	Audio Left Output, to VCR Scart
62 I	LOUI VON	
62 63	GOUT_TV	Green Output, to TV Scart

BLOCK DIAGRAM



9.7.5 IC7600: MSP3415D

Multistandard Sound Processor Family

Release Note: Revision bars indicate significant changes to the previous edition. The hardware and software description in this document is valid for the MSP 34x5G version B8 and following versions.

1. Introduction

The MSP 34x5G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV standards worldwide, as well as the NICAM digital sound standards. The full TV sound processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed in a single chip. Figure 1–1 shows a simplified functional block diagram of the MSP 34x5G.

These TV sound processing ICs include versions for processing the multichannel television sound (MTS) signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC). The DBX noise reduction, or alternatively, Micronas Noise Reduction (MNR) is performed alignment free.

Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM-Stereo-Radio standard.

Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and

EIA-J. The MSP 34x5G has optimum stereo performance without any adjustments.

All MSP 34xxG versions are pin compatible to the MSP 34xxD. Only minor modifications are necessary to adapt a MSP 34xxD controlling software to the MSP 34xxG. The MSP 34x5G further simplifies controlling software. Standard selection requires a single I²C transmission only.

Note: The MSP 34x5G version has reduced control registers and less functional pins. The remaining registers are software-compatible to the MSP 34x0G. The pinning is compatible to the MSP 34x0G.

The MSP 34x5G has built-in automatic functions: The IC is able to detect the actual sound standard automatically (Automatic Standard Detection). Furthermore, pilot levels and identification signals can be evaluated internally with subsequent switching between mono/stereo/bilingual; no I²C interaction is necessary (Automatic Sound Selection).

The MSP 34x5G can handle very high FM deviations even in conjunction with NICAM processing. This is especially important for the introduction of NICAM in China.

The ICs are produced in submicron CMOS technology. The MSP 34x5G is available in the following packages: PSDIP64, PSDIP52, PMQFP44, PLQFP64, and PQFP80.




Fig. 1-1: Simplified functional block diagram of MSP 34x5G

2. Functional Description




Fig. 2-1: Signal flow block diagram of the MSP 34x5G (input and output names correspond to pin names).

2.1. Architecture of the MSP 34x5G Family

DVDR990 /0X1

Fig. 2-1 on page 8 shows a simplified block diagram of the IC. The block diagram contains all features of the MSP 3455G. Other members of the MSP 34x5G family do not have the complete set of features: The demodulator handles only a subset of the standards presented in the demodulator block; NICAM processing is only possible in the MSP 3415G and MSP 3455G (see dashed block in Fig. 2-1).

2.2. Sound IF Processing

2.2.1. Analog Sound IF Input

The input pins ANA_IN1+ and ANA_IN- offer the possibility to connect sound IF (SIF) sources to the MSP 34x5G. The analog-to-digital conversion of the preselected sound IF signal is done by an A/D-converter. An analog automatic gain circuit (AGC) allows a wide range of input levels. The high-pass filter formed by the coupling capacitor at pin ANA_IN1+ (see Section 7. "Appendix D: Application Information" on page 92) is sufficient in most cases to suppress video components. Some combinations of SAW filters and sound IF mixer ICs, however, show large picture components on their outputs. In this case, further filtering is recommended.

2.2.2. Demodulator: Standards and Features

The MSP 34x5G is able to demodulate all TV sound standards worldwide including the digital NICAM system. Depending on the MSP 34x5G version, the following demodulation modes can be performed:

A2-Systems: Detection and demodulation of two separate FM carriers (FM1 and FM2), demodulation and evaluation of the identification signal of carrier FM2.

NICAM-Systems: Demodulation and decoding of the NICAM carrier, detection and demodulation of the analog (FM or AM) carrier. For D/K-NICAM, the FM carrier may have a maximum deviation of 384 kHz.

Very high deviation FM-Mono: Detection and robust demodulation of one FM carrier with a maximum deviation of 540 kHz.

BTSC-Stereo: Detection and FM demodulation of the aural carrier resulting in the MTS/MPX signal. Detection and evaluation of the pilot carrier, AM demodulation of the (L-R)-carrier and detection of the SAP subcarrier. Processing of the DBX noise reduction or Micronas Noise Reduction (MNR).

BTSC-Mono + SAP: Detection and FM demodulation of the aural carrier resulting in the MTS/MPX signal. Detection and evaluation of the pilot carrier, detection and FM demodulation of the SAP-subcarrier. Processing of the DBX noise reduction or Micronas Noise Reduction (MNR).

Japan Stereo: Detection and FM demodulation of the aural carrier resulting in the MPX signal. Demodulation and evaluation of the identification signal and FM demodulation of the (L-R)-carrier.

FM-Satellite Sound: Demodulation of one or two FM carriers. Processing of high-deviation mono or narrow bandwidth mono, stereo, or bilingual satellite sound according to the ASTRA specification.

FM-Stereo-Radio: Detection and FM demodulation of the aural carrier resulting in the MPX signal. Detection and evaluation of the pilot carrier and AM demodulation of the (L-R)-carrier.

The demodulator blocks of all MSP 34x5G versions have identical user interfaces. Even completely different systems like the BTSC and NICAM systems are controlled the same way. Standards are selected by means of MSP Standard Codes. Automatic processes handle standard detection and identification without controller interaction. The key features of the MSP 34x5G demodulator blocks are

Standard Selection: The controlling of the demodulator is minimized: All parameters, such as tuning frequencies or filter bandwidth, are adjusted automatically by transmitting one single value to the STANDARD SELECT register. For all standards, specific MSP standard codes are defined.

Automatic Standard Detection: If the TV sound standard is unknown, the MSP 34x5G can automatically detect the actual standard, switch to that standard, and respond the actual MSP standard code.

Automatic Carrier Mute: To prevent noise effects or FM identification problems in the absence of an FM carrier, the MSP 34x5G offers a configurable carrier mute feature, which is activated automatically if the TV sound standard is selected by means of the STAN-DARD SELECT register. If no FM carrier is detected at one of the two MSP demodulator channels, the corresponding demodulator output is muted. This is indicated in the STATUS register.

2.2.3. Preprocessing of Demodulator Signals

The NICAM signals must be processed by a deemphasis filter and adjusted in level. The analog demodulated signals must be processed by a deemphasis filter, adjusted in level, and dematrixed. The correct deemphasis filters are already selected by setting the standard in the STANDARD SELECT register. The level adjustment has to be done by means of the FM/AM and NICAM prescale registers. The necessary dematrix function depends on the selected sound standard and the actual broadcasted sound mode (mono, stereo, or bilingual). It can be manually set by the FM Matrix Mode register or automatically by the Automatic Sound Selection.

2.2.4. Automatic Sound Select

In the Automatic Sound Select mode, the dematrix function is automatically selected based on the identification information in the STATUS register. No I²C interaction is necessary when the broadcasted sound mode changes (e.g. from mono to stereo).

The demodulator supports the identification check by switching between mono-compatible standards (standards that have the same FM-Mono carrier) automatically and non-audible. If B/G-FM or B/G-NICAM is selected, the MSP will switch between these standards. The same action is performed for the standards: D/K1-FM, D/K2-FM, and D/K-NICAM. Switching is only done in the absence of any stereo or bilingual identification. If identification is found, the MSP keeps the detected standard.

In case of high bit-error rates, the MSP 34x5G automatically falls back from digital NICAM sound to analog FM or AM mono.

Table 2–1 summarizes all actions that take place when Automatic Sound Select is switched on.

To provide more flexibility, the Automatic Sound Select block prepares four different source channels of demodulated sound (Fig. 2–2). By choosing one of the four demodulator channels, the preferred sound mode can be selected for each of the output channels (loudspeaker, headphone, etc.). This is done by means of the Source Select registers.

The following source channels of demodulated sound are defined:

- "FM/AM" channel: Analog mono sound, stereo if available. In case of NICAM, analog mono only (FM or AM mono).
- "Stereo or A/B" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains both languages A (left) and B (right).

- "Stereo or A" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains language A (on left and right).
- "Stereo or B" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains language B (on left and right).

Fig. 2–2 and Table 2–2 show the source channel assignment of the demodulated signals in case of Automatic Sound Select mode for all sound standards.

Note: The analog primary input channel contains the signal of the mono FM/AM carrier or the L+R signal of the MPX carrier. The secondary input channel contains the signal of the 2nd FM carrier, the L-R signal of the MPX carrier, or the SAP signal.




Fig. 2–2: Source channel assignment of demodulated signals in Automatic Sound Select Mode

2.2.5. Manual Mode

Fig. 2–3 shows the source channel assignment of demodulated signals in case of manual mode. If manual mode is required, more information can be found in Section 6.7. "Demodulator Source Channels in Manual Mode" on page 90.




Fig. 2-3: Source channel assignment of demodulated signals in Manual Mode

2.3. Preprocessing for SCART and I²S Input Signals

The SCART and I²S inputs need only be adjusted in level by means of the SCART and I2S prescale registers.

DVDR990 /0X1

2.4. Source Selection and Output Channel Matrix

The Source Selector makes it possible to distribute all source signals (one of the demodulator source channels or SCART) to the desired output channels (loudspeaker, etc.). All input and output signals can be processed simultaneously. Each source channel is identified by a unique source address.

For each output channel, the sound mode can be set to sound A, sound B, stereo, or mono by means of the output channel matrix.

If Automatic Sound Select is on, the output channel matrix can stay fixed to stereo (transparent) for demodulated signals.

2.5. Audio Baseband Processing

2.5.1. Automatic Volume Correction (AVC)

Different sound sources (e.g. terrestrial channels, SAT channels, or SCART) fairly often do not have the same volume level. Advertisements during movies usually have a higher volume level than the movie itself. This results in annoying volume changes. The AVC solves this problem by equalizing the volume level.

To prevent clipping, the AVC's gain decreases quickly in dynamic boost conditions. To suppress oscillation effects, the gain increases rather slowly for low level inputs. The decay time is programmable by means of the AVC register (see page 30).

For input signals ranging from -24 dBr to 0 dBr, the AVC maintains a fixed output level of -18 dBr. Fig. 2-4 shows the AVC output level versus its input level. For prescale and volume registers set to 0 dB, a level of 0 dBr corresponds to full scale input/output. This is

- SCART input/output 0 dBr = 2.0 V_{rms}
- Loudspeaker output 0 dBr = 1.4 V_{rms}




Fig. 2-4: Simplified AVC characteristics

2.5.2. Loudspeaker Outputs

The following baseband features are implemented in the loudspeaker output channels: bass/treble, loudness, balance, and volume. A square wave beeper can be added to the loudspeaker channel.

2.5.3. Quasi-Peak Detector

The quasi-peak readout register can be used to read out the quasi-peak level of any input source. The feature is based on following filter time constants:

attack time: 1.3 ms decay time: 37 ms

2.6. SCART Signal Routing

2.6.1. SCART DSP in and SCART Out Select

The SCART DSP Input Select and SCART Output Select blocks include full matrix switching facilities. To design a TV set with two pairs of SCART-inputs and one pair of SCART-outputs, no external switching hardware is required. The switches are controlled by the ACB user register (see page 34).

2.6.2. Stand-by Mode

If the MSP 34x5G is switched off by first pulling STANDBYQ low and then (after >1 μ s delay) switching off DVSUP and AVSUP, but keeping AHVSUP ('Stand-by'-mode), the SCART switches maintain their position and function. This allows the copying from selected SCART-inputs to SCART-outputs in the TV set's stand-by mode.

In case of power on or starting from stand-by (switching on the DVSUP and AVSUP, RESETQ going high 2 ms later), all internal registers except the ACB register (page 34) are reset to the default configuration (see Table 3–5 on page 18). The reset position of the ACB register becomes active after the first I²C transmission into the Baseband Processing part. By transmitting the ACB register first, the reset state can be redefined.

2.7. I²S Bus Interface

The MSP 34x5G has a synchronous master/slave input/output interface running on 32 kHz.

The interface accepts two formats:

- 1. I²S_WS changes at the word boundary
- I²S_WS changes one I²S-clock period before the word boundaries.

All I²S options are set by means of the MODUS and the I2S_CONFIG registers.

The I²S bus interface consists of five pins:

- I2S_DA_IN1, I2S_DA_IN2:
 I²S serial data input: 16, 18....32 bits per sample
- I2S_DA_OUT:
 I²S serial data output: 16, 18...32 bits per sample
- I2S_CL:
 I²S serial clock
- I2S_WS:
 I²S word strobe signal defines the left and right sample

If the MSP 34x5G serves as the master on the l^2S interface, the clock and word strobe lines are driven by the IC. In this mode, only 16 or 32 bits per sample can be selected. In slave mode, these lines are input to the IC and the MSP clock is synchronized to 576 times the I2S_WS rate (32 kHz). NICAM operation is not possible in slave mode.

An 12S timing diagram is shown in Fig. 4-28 on page 62.

2.8. ADR Bus Interface

For the ASTRA Digital Radio System (ADR), the MSP 3405G, MSP 3415G, and MSP 3455G performs preprocessing such as carrier selection and filtering. Via the 3-line ADR-bus, the resulting signals are transferred to the DRP 3510A coprocessor, where the source decoding is performed. To be prepared for an upgrade to ADR with an additional DRP board, the following lines of MSP 34x5G should be provided on a feature connector:

- I2S_DA_IN1 or I2S_DA_IN2
- I2S_DA_OUT
- I2S_WS
- 12S_CL
- ADR_CL, ADR_WS, ADR_DA

For more details, please refer to the DRP 3510A data sheet.

2.9. Digital Control I/O Pins and Status Change Indication

The static level of the digital input/output pins D_CTR_I/O_0/1 is switchable between HIGH and LOW via the I²C-bus by means of the ACB register (see page 34). This enables the controlling of external hardware switches or other devices via I²C-bus.

The digital input/output pins can be set to high impedance by means of the MODUS register (see page 23). In this mode, the pins can be used as input. The current state can be read out of the STATUS register (see page 25).

Optionally, the pin D_CTR_I/O_1 can be used as an interrupt request signal to the controller, indicating any changes in the read register STATUS. This makes polling unnecessary; I²C-bus interactions are reduced to a minimum (see STATUS register on page 25 and MODUS register on page 23).

2.10.Clock PLL Oscillator and Crystal Specifications

The MSP 34x5G derives all internal system clocks from the 18.432 MHz oscillator. In NICAM or in I^2S -Slave mode, the clock is phase-locked to the corresponding source. Therefore, it is not possible to use NICAM and I^2S -Slave mode at the same time.

For proper performance, the MSP clock oscillator requires a 18.432-MHz crystal. Note, that for the phase-locked mode (NICAM, I²S slave), crystals with tighter tolerance are required.

4.2. Pin Connections and Short Descriptions

NC = not connected; leave vacant LV = if not used, leave vacant DVSS: if not used, connect to DVSS

X = obligatory; connect as described in circuit diagram

AHVSS: connect to AHVSS

PQFP 80-pin	PLQFP 64-pin	Pin No. PMQFP 44-pin	PSDIP 64•pin	PSDIP 52-pin	Pin Name	Туре	Connection (if not used)	Short Description
1	64	*****	8	****	NC		LV	Not connected
2	1	12	9	7	12CCL	IN/OUT	X	I ² C clock
3	2	13	10	8	I2C_DA	IN/OUT	X	I ² C data
4	3	14	11	9	I2S_CL		LV	I ² S clock
5	4	15	12	10	12S_WS		LV	I ² S word strobe
6	5	16	13	11	I2S_DA_OUT		LV	I ² S data output
7	6	17	14	12	I2S_DA_IN1		LV	I ² S1 data input
8	7	_	15	13	ADR_DA		LV	ADR data output
9	8	_	16	14	ADR_WS		LV	ADR word strobe
10	9	18	17	15	ADR_CL		LV	ADR clock
11	_			No.44s.	DVSUP		X	Digital power supply +5 \
12			***	****	DVSUP		X	Digital power supply +5 \
13	10	19	18	16	DVSUP		X	Digital power supply +5 \
14	_	20	-	707 .	DVSS		X	Digital ground
15	_				DVSS		X	Digital ground
16	11	_	19	17	DVSS		X	Digital ground
17	12	21	20	18	I2S_DA_IN2		LV	I ² S2-data input
18	13		21	19	NC		LV	Not connected
19	14		22	***************************************	NC		LV	Not connected
20	15		23		NC		LV	Not connected
21	16	22	24	20	RESETQ	IN	X	Power-on-reset
22		***		_	NC		LV	Not connected
23					NC		LV	Not connected
24	17	23	25	21	NC		LV	Not connected
25	18	24	26	22	NC		LV	Not connected

		Pin No.					Type Connection	Short Description
PQFP 80-pin	PLQFP 64-pin	PMQFP 44-pin	PSDIP 64-pin	PSDIP 52-pin			(if not used)	
26	19	25	27	23	VREF2		X	Reference ground 2 high-voltage part
27	20	26	28	24	DACM_R	OUT	LV	Loudspeaker out, right
28	21	27	29	25	DACM_L	OUT	LV	Loudspeaker out, left
29	22		30	_	NC		LV	Not connected
30	23	_	31	26	NC		LV	Not connected
31	24	_	32		NC		LV	Not connected
32	_			_	NC		LV	Not connected
33	25	Javan .	33	27	NC		LV	Not connected
34	26	28	34	28	NC		LV	Not connected
35	27	29	35	29	VREF1		×	Reference ground 1 high-voltage part
36	28	30	36	30	SC1_OUT_R	OUT	LV	SCART 1 output, right
37	29	31	37	31	SC1_OUT_L	OUT	LV	SCART 1 output, left
38	30	32	38	32	NC		LV	Not connected
39	31	33	39	33	AHVSUP		x	Analog power supply 8.0 V
40	32	34	40	34	CAPL_M		×	Volume capacitor MAIN
41	-	-	Sanda.	_	NC		LV	Not connected
42	*****				NC		LV	Not connected
43		-	Name .		AHVSS		X	Analog ground
44	33	35	41	35	AHVSS		X	Analog ground
45	34	36	42	36	AGNDC		×	Analog reference voltage high-voltage part
46	_	_		_	NC		LV	Not connected
47	35		43		NC		LV	Not connected
48	36	_	44	****	NC		LV	Not connected
49	37		45		NC		LV	Not connected
50	38	-	46	37	NC		LV	Not connected
51	39	-	47	38	NC	*****	LV	Not connected
52	40	-	48		NC		AHVSS	Analog Shield Ground
53	41	37	49	39	SC2_IN_L	IN	LV	SCART 2 input, left
54	42	38	50	40	SC2_IN_R	IN	LV	SCART 2 input, right

9.7.6 IC7703: TDA9818

Single/multistandard VIF/SIF-PLL and FM-PLL/AM demodulators

TDA9817; TDA9818

FEATURES

- 5 V supply voltage
- Applicable for IFs (Intermediate Frequencies) of 38.9 MHz, 45.75 MHz and 58.75 MHz
- Gain controlled wide band Video IF (VIF)-amplifier (AC-coupled)
- True synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics, excellent pulse response)
- Robustness for over-modulation better than 105% due to gated phase detector at L/L accent standard and PLL-bandwidth control at negative modulated standards
- VCO (Voltage Controlled Oscillator) frequency switchable between L and L accent (alignment external) picture carrier frequency
- VIF AGC (Automatic Gain Control) detector for gain control, operating as peak sync detector for B/G, peak white detector for L; signal controlled reaction time for L
- Tuner AGC with adjustable TakeOver Point (TOP)
- AFC (Automatic Frequency Control) detector without extra reference circuit

- AC-coupled limiter amplifier for sound intercarrier signal
- Alignment-free FM PLL (Phase Locked Loop) demodulator with high linearity
- SIF (Sound IF) input for single reference QSS (Quasi Split Sound) mode (PLL controlled); SIF AGC detector for gain controlled SIF amplifier; single reference QSS mixer able to operate in high performance single reference QSS mode and in intercarrier mode
- AM demodulator without extra reference circuit
- Stabilizer circuit for ripple rejection and to achieve constant output signals
- ESD (Electrostatic Discharge) protection for all pins.

GENERAL DESCRIPTION

The TDA9817 is an integrated circuit for single standard vision IF signal processing and FM demodulation.

The TDA9818 is an integrated circuit for multistandard vision IF signal processing, sound AM and FM demodulation.


ORDERING INFORMATION

TYPE NUMBER	PACKAGE						
I TPE NUMBER	NAME	DESCRIPTION	VERSION				
TDA9817	SDIP24	plastic shrink dual in-line package; 24 leads (400 mil)	SOT234-1				
TDA9818	SDIP24	plastic shrink dual in-line package; 24 leads (400 mil)	SOT234-1				

Single/multistandard VIF/SIF-PLL and FM-PLL/AM demodulators

TDA9817; TDA9818

BLOCK DIAGRAM




Single/multistandard VIF/SIF-PLL and FM-PLL/AM demodulators

DVDR990 /0X1

TDA9817; TDA9818

PINNING

CVNDC	DIN	DECODIDATION		
SYMBOL	PIN	DESCRIPTION		
V _{I VIF1}	1	VIF differential input signal voltage 1		
V _{i VIF2}	2	VIF differential input signal voltage 2		
STD(1)	3	standard switch		
C _{VAGC}	4	VIF AGC capacitor		
CSAGC	5	SIF AGC capacitor		
T _{PLL}	6	PLL loop filter		
LADJ ⁽¹⁾	7	L/L accent switch and adjust		
Vo AF	8	audio output		
V _{de-em}	9	de-emphasis input		
C _{de-em}	10	de-emphasis output		
C _{DEC}	11	decoupling capacitor		
V _{o QSS}	12	single reference QSS/intercarrier output voltage		
V _{i FM}	13	sound intercarrier input voltage		
TAGC	14	tuner AGC output		
C _{BL} ⁽¹⁾	15	black level detector		
Vo(vid)	16	composite video output voltage		
AFC	17	AFC output		
VC01	18	VCO1 resonance circuit		
VCO2	19	VCO2 resonance circuit		
GND	20	ground		
V _P	21	supply voltage		
TADJ	22	tuner AGC takeover point adjust		
Vi SIF1	23	SIF differential input signal voltage 1		
V _{i SIF2}	24	SIF differential input signal voltage 2		



Note

1. Not connected for TDA9817.

Single/multistandard VIF/SIF-PLL and FM-PLL/AM demodulators

TDA9817; TDA9818

FUNCTIONAL DESCRIPTION

The integrated circuit comprises the functional blocks as shown in Fig.1:

- · Vision IF amplifier and VIF AGC detector
- Tuner AGC
- Frequency Phase Locked Loop detector (FPLL)
- · VCO, Travelling Wave Divider (TWD) and AFC
- · Video demodulator and amplifier
- · SIF amplifier and SIF AGC
- Single reference QSS mixer
- · AM demodulator
- FM-PLL demodulator
- · AF (Audio Frequency) signal processing
- · Internal voltage stabilizer.

Vision IF amplifier and VIF AGC detector

The vision IF amplifier consists of three AC-coupled differential amplifier stages. Each differential stage comprises a feedback network controlled by emitter degeneration.

The AGC detector generates the required VIF gain control voltage for constant video output by charging/discharging the AGC capacitor. Therefore for negative video modulation the sync level and for positive video modulation the peak white level of the video signal is detected. In order to reduce the reaction time for positive modulation, where a very large time constant is needed, an additional level detector increases the discharging current of the AGC capacitor (fast mode) in the event of a decreasing VIF amplitude step. The additional level information is given by the black-level detector voltage.

Tuner AGC

The AGC capacitor voltage is converted to an internal IF control signal, and is fed to the tuner AGC to generate the tuner AGC output current at pin TAGC (open-collector output). The tuner AGC takeover point can be adjusted at pin TADJ. This allows to match the tuner to the SAW filter in order to achieve the optimum IF input level.

Frequency Phase Locked Loop detector (FPLL)

The VIF-amplifier output signal is fed into a frequency detector and into a phase detector via a limiting amplifier. During acquisition the frequency detector produces a DC current proportional to the frequency difference between the input and the VCO signal. After frequency lock-in the phase detector produces a DC current proportional to the

phase difference between the VCO and the input signal. The DC current of either frequency detector or phase detector is converted into a DC voltage via the loop filter, which controls the VCO frequency. In the event of positive modulated signals the phase detector is gated by composite sync in order to avoid signal distortion for overmodulated VIF signals.

VCO, Travelling Wave Divider (TWD) and AFC

The VCO operates with a resonance circuit (with L and C in parallel) at double the PC frequency. The VCO is controlled by two integrated variable capacitors. The control voltage required to tune the VCO from its free-running frequency to actually double the PC frequency is generated by the frequency-phase detector (FPLL) and fed via the loop filter to the first variable capacitor. This control voltage is amplified and additionally converted into a current which represents the AFC output signal. At centre frequency the AFC output current is equal to zero.

For TDA9818: the VCO centre frequency can be decreased (required for L accent standard) by activating an additional internal capacitor. This is achieved by using the L accent switch. In this event the second variable capacitor can be controlled by a variable resistor at the L accent switch for setting the VCO centre frequency to the required L accent value.

The oscillator signal is divided by 2 with a TWD which generates two differential output signals with a 90 degree phase difference independent of the frequency.

Video demodulator and amplifier

The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The vision IF input signal is multiplied with the 'in phase' signal of the travelling wave divider output. In the demodulator stage the video signal polarity can be switched in accordance with the TV standard.

The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the video amplifier. The video amplifier is realized by an operational amplifier with internal feedback and high bandwidth. A low-pass filter is integrated to achieve an attenuation of the carrier harmonics for B/G and L standard. The standard dependent level shift in his stage delivers the same sync level for positive and negative modulation. The video output signal at $V_{(vid)}$ is 1.1 V (p-p) for nominal vision IF modulation, in order to achieve 1 V (p-p) at sound trap output.

9.

Single/multistandard VIF/SIF-PLL and FM-PLL/AM demodulators

DVDR990 /0X1

TDA9817; TDA9818

SIF amplifier and SIF AGC

The sound IF amplifier consists of two AC-coupled differential amplifier stages. Each differential stage comprises a controlled feedback network provided by emitter degeneration.

The SIF AGC detector is related to the SIF input signal (average level of AM or FM carrier) and controls the SIF amplifier to provide a constant SIF signal to the AM demodulator and single reference QSS mixer. At L standard (AM sound) the SIF AGC reaction time is set to 'slow' for nominal video conditions. But with a decreasing VIF amplitude step the SIF AGC is set to 'fast' mode controlled by the VIF AGC detector. In FM mode this reaction time is always 'fast'.

Single reference QSS mixer

The single reference QSS mixer is realized by a multiplier. The SIF amplifier output signal is fed to the single reference QSS mixer and converted to intercarrier frequency by the regenerated picture carrier (VCO). The mixer output signal is fed via a high-pass for attenuation of the video signal components to the output pin 12. With this system a high performance hi-fi stereo sound processing can be achieved.

For a simplified application without a sound IF SAW filter the single reference QSS mixer can be switched to the intercarrier mode by connecting pin 24 to ground. In this mode the sound IF passes the vision IF SAW filter and the composite IF signal is fed to the single reference QSS mixer. This IF signal is multiplied with the 90 degree TWD output signal for converting the sound IF to intercarrier frequency. This composite intercarrier signal is fed to the output pin 12, too. By using this quadrature detection, the low frequency video signals are removed.

AM demodulator

The AM demodulator is realized by a multiplier.
The modulated SIF amplifier output signal is multiplied in phase with the limited (AM is removed) SIF amplifier output signal. The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the AF amplifier.

FM-PLL demodulator

The FM-PLL demodulator consists of a limiter and an FM-PLL. The limiter provides the amplification and limitation of the FM sound intercarrier signal. The result is high sensitivity and AM suppression. The amplifier

consists of 7 stages which are internally AC-coupled in order to minimize the DC offset.

Furthermore the AF output signal can be muted by connecting a resistor between the limiter input pin 13 and ground.

The FM-PLL consists of an integrated relaxation oscillator, an integrated loop filter and a phase detector.

The oscillator is locked to the FM intercarrier signal, output from the limiter. As a result of locking, the oscillator frequency tracks with the modulation of the input signal and the oscillator control voltage is superimposed by the AF voltage. The FM-PLL operates as an FM demodulator.

AF signal processing

The AF amplifier consists of two parts:

- The AF pre-amplifier for FM sound is an operational amplifier with internal feedback, high gain and high common mode rejection. The AF voltage from the PLL demodulator, by principle a small output signal, is amplified by approximately 33 dB. The low-pass characteristic of the amplifier reduces the harmonics of the intercarrier signal at the sound output terminal pin 9 at which the de-emphasis network for FM sound is applied. An additional DC control circuit is implemented to keep the DC level constant, independent of process spread.
- The AF output amplifier (10 dB) provides the required output level by a rail-to-rail output stage. This amplifier makes use of an input selector for switching to AM, FM de-emphasis or mute state, controlled by the standard switching voltage and the mute switching voltage.

Internal voltage stabilizer

The bandgap circuit internally generates a voltage of approximately 1.25 V, independent of supply voltage and temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.6 V which is used as an internal reference voltage.

9.7.7 IC7803: TMP93C071

CMOS 16-Bit Microcontroller TMP93C071F

Outline and Feature

TMP93C071F is a high-speed advanced 16-bit microcontroller developed for application with VCR system control, software servo motor control and timer control.

In addition to basics such as I/O ports, the TMP93C071F has high-speed/high-precision signal measuring circuit, PWM (Pulse-Width-Modulator) and high-precision real timing pulse generator.

The device characteristics are as follows:

- (1) Original 16-bit CPU (900L_CPU)
 - TLCS-90 instruction mnemonic upward compatible
 - 16 Mbyte linear address space
 - · General-purpose registers and register bank system
 - · 16-bit multiplication/division and bit transfer/arithmetic instructions
 - High-speed micro DMA: 4 channels (1.6 µs / 2 byte at 20 MHz)
- Minimum instruction execution time: 200 ns at 20 MHz
- Internal ROM: ROMless
- Internal RAM: 8 Kbyte (4)
- External memory expansion
 - Can be expanded up to 16 Mbyte (for both programs and data)
 - · AM8/16 pin (select the external data bus width)
 - · Can be mixed 8 and 16bit external data buses.
 - ... Dynamic data bus sizing.
- (6) 20-bit time-base-counter (TBC)
 - · free running counter
 - · accuracy: 100 ns (at 20 MHz)
 - · overflow: 105 ms (at 20 MHz)
- (7) 8-bit timer (TC0): 1 channel
 - for CTL linear time counter
- 16-bit timer (TC1-5): 5 channels
 - · C-sync count, capstan FG count, general: (3 channels)
- (9) Timing pulse generator (TPG): 2 channels
 - (16-bit timing data + 6-bit-output data) with 8-stages FIFO: 1 channel
 - (16-bit timing data + 4-bit-output data): 1 channel
 - accuracy: 400 ns (at 20 MHz)
- (10) Pulse width modulation outputs (PWM)
 - 14-bit PWM: 3 channels (for controlling capstan, drum and tuner)
 - 8-bit PWM: 9 channels (for controlling volume)
 - carrier frequency: 39.1 kHz (at 20 MHz)

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
 The products described in this document are subject to the foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

(11) 24-bit time base counter capture circuit (Capture 0)
• (18-bit timing data + 6-bit trigger data) with 8-stages FIFO: 1 channel
 capture input sources: Remote-control-input (RMTIN), V-sync, CTL, Drum-PG,
general (1 channel)
accuracy: 400 ns (at 20 MHz)
(12) 17-bit time base counter capture circuit (Capture 1/2)
• (16-bit timing data + 1-bit trigger data): 2 channel
capture input sources: Drum-FG, Capstan-FG
accuracy: 100 ns (at 20 MHz)
(13) VISS/VASS detection circuit (VISS/VASS)
CTL duty detection
VASS data 16-bit latch
(14) Composite-sync-signal (C-sync) input (C-sync In)
 Vertical-sync-signal (V-sync) separation (V-sepa)
(15) Head Amp switch/Color Rotary control (HA/CR)
(16) Pseudo-V/H generator (PV/PH)
(17) 8-bit A/D converter (ADC): 16 channels
 Conversion speed: 95states (9.5 µs at 20 MHz)
(18) Serial bus I/F
8-bit synchronous (SIO0, 1): 2 channels
UART: 1 channel
• I ² CBUS: 1 channel/2 ports
• • • • Multi - Master function/Master transfer with micro DMA.
(19) Watch dog timer (WDT)
(20) Interrupt controller (INTC)
• CPU: 2 sources • • • SWI instruction, and illegal instruction
• Internal: 20 sources—7-level priority can be set.
• External: 5 sources——
(21) I/O ports
• 57 I/O ports (multiplexed functional pins)
 8 Input ports (P40/AIN3-P47/AIN10: These pins are used as analog input for
A/D converter.)
 4 Output ports (P24/A20-P27/A23: These pins are also used as address bus outputs.)
(22) Standby function: 4 halt modes (RUN, IDLE2, IDLE1, STOP)
(23) System clock function
 Dual clock operation 20 MHz (High-speed: normal)/32 kHz(Low-speed: slow)
• • • • 17-bit Real Time Counter built in
(24) Operating Voltage
 Vcc = 2.7 to 5.5 V (at 32 kHz)
 Vcc = 4.5 to 5.5 V (at 20 MHz)
(25) Package
• 120 pin QFP 28 mm × 28 mm (Pin pitch: 0.8 mm)
• Type name QFP120-P-2828-0.80A

Figure 1 TMP93C071 Block Diagram

2. Pin Assignment And Functions

DVDR990 /0X1

The assignment of input and output pins for the TMP93C071, their names and functions are described below.

2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of the TMP93C071.




Figure 2.1.1 Pin Assignment (120-pin QFP)

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2.1 Pin Names and Function (1/5)

Pin name	Number of pins	1/0	Functions	
D0 to D15	16	I/O (3-state)	data: 0 to 15 for data bus	
A0 to A19	20	Output	Address: 0 to 19 for address bus	
A20 to A23/	4	Output	Address: 20 to 23 for address bus	
P24 to P27		Output	Port 2: Output port	
RD	1	Output	Read: strobe signal for reading external memory	
AM8/16	1	Input	data bus width select input (only 8 bit or 8 bit/16 bit)	
PC3, 4/16	2	1/0	Port C3, 4: I/O port that allows selection of I/O on a bit basis.	
AIN14, 15		Input	Analog Input: Analog input signal for A/D converter	
EA	1	Input	External access: Always set to _0	
RESET	1	Input	Reset: Initializes LSI.(with pull-up R)	
X1/X2	2	1/0	High Frequency Oscillator connecting pins (20 MHz)	
PB0/	1	I/O	Port B0: I/O port (Open Drain Output)	
XT1		Input	Low Frequency Oscillator connecting pin (32 kHz)	
PB1/	1	1/0	Port B1: I/O port (Open drain Output)	
XT2		Output	Low Frequency Oscillator connecting pin	
ADREF	1	Input	A/D reference Voltage input	
P40 to P47/	8	Input	Port 4: Input ports	
AIN3 to AIN10		Input	Analog input: Analog input signal for A/D converter	
PC0 to PC2/	3	1/0	Port C: PC0 to PC2 I/O port that allows selection of I/O on a bit basis.	
AIN11 to AIN13		Input	Analog input: Analog input signal for A/D converter	
P57/	1	1/0	Port 57: I/O port	
TI0/		Input	8-bit timer0 (TC0) Input 0	
		(schmitt)		
AIN2		Input	Analog input: Analog input signal for A/D converter	
P56/	1	1/0	Port 56: I/O port	
TI4/		Input	16-bit timer4 (TC4) Input 4	
		(schmitt)		
AIN1		Input	Analog input: Analog input signal for A/D converter	
P55/	1	1/0	Port 55: I/O port	
TI5/		Input	16-bit timer5 (TC5) Input 5	
		(schmitt)		
AIN0		Input	Analog input: Analog input signal for A/D converter	
P54/	1	1/0	Port 54: I/O port	
INTO		Input	External Interrupt request input 0: Rising edge/ Level selectable	
		(schmitt)	₹ ₹	
P53/	1	1/0	Port 53: I/O port	
INT1		Input	External Interrupt request input 1: Rising edge/ Level selectable	
		(schmitt)		
P52/	1	1/0	Port 52: I/O port	
NT2/		Input	External Interrupt request input 2 Rising edge/Falling edge selectable	
Tl1		Input	<i></i>	
		(schmitt)	16-bit timer1(TC1) Input 1	

Table 2.2.1 Pin Names and Function (2/5)

	Number		2.1 Pin Names and Function (2/5)		
Pin name	of pins	I/O	Functions		
P51/	1	1/0	Port 51: I/O port		
INT3/		Input	External Interrupt request input 3 Rising edge/Falling edge selectable		
TI2		Input	<i>₹</i> ₹		
		(schmitt)	16-bit timer2 (TC2) Input 2		
P50/	1	1/0	Port 50: I/O port		
INT4/		Input	External Interrupt request input 4 Rising edge/Falling edge selectable		
ТІЗ		Input	₹ ₹		
		(schmitt)	16-bit timer3 (TC3) Input 3		
PWM0	1	Output	PWM (14 bit) output 0: PWM0 output		
		3-state	push/pull or open drain output selectable		
		Open Drain			
PWM1	1	Output	PWM (14 bit) output 1: PWM1 output		
		3-state	push/pull or open drain output selectable		
		Open Drain			
PA3/	1	1/0	Port A3: I/O port		
PWM2		3-state	PWM (14 bit) output 2: PWM2 output		
		Open Drain	push/pull or open drain output selectable		
PA4/	1	1/0	Port A4: I/O port		
		3-state	push/pull or open drain output selectable		
		Open Drain			
WR		Output	Write: Strobe signal for writing data on pins D0 to D7		
PA5/	1	1/0	Port A5: I/O port		
PWM3/		Output	8-bit PWM output 3: PWM3 output		
		3-state	push/pull or open drain output selectable		
		Open Drain			
HWR		Output	High write: Strobe signal for writing data on pins D8 to D15		
P60/	1	I/O	Port 60: I/O port		
PWM4/	l'	Output	8-bit PWM output 4: PWM4 output		
1 44141-17		3-state	push/pull or open drain output selectable		
		Open Drain	push pull of open drain output selectable		
		Open Diam			
CS0		Output	Chip select0: Output _0_ when address is within specified address		
000		Catpat	area.		
P61/	1	1/0			
PWM5/	'	Output	Port 61: I/O port		
I VVIVIO/		•	8-bit PWM output 5: PWM5 output		
		3-state	push/pull or open drain output selectable		
		Open Drain			
CS1		Output	Chin colored, Output O Juhan address is with a second		
CSI		Output	Chip select1: Output _0_ when address is within specified address		
P62/		VO	area.		
	1	I/O	Port 62: I/O port		
PWM6/ Output 8-bit PWM output 6: PWM6 output		·			
		3-state	push/pull or open drain output selectable		
		Open Drain			
		Outer of			
CS2		Output	Chip select2: Output _0_ when address is within specified address		
			area.		

Table 2.2.1 Pin Names and Function (3/5)

Pin name	Number of pins	1/0	Functions
P63/	1	1/0	Port 63: I/O port
PWM7		Output	8-bit PWM output7: PWM7 output
		3-state	push/pull or open drain output selectable
		Open Drain	
P64/	1	1/0	Port 64: I/O port
PWM8		Output	8-bit PWM output8: PWM8 output
		3-state	push/pull or open drain output selectable
		Open Drain	
P65/	1	1/0	Port 65: I/O port
PWM9		Output	8-bit PWM output9: PWM9 output
		3-state	push/pull or open drain output selectable
		Open Drain	
P66/	1	1/0	Port 66: I/O port
PWM10		Output	8-bit PWM output 10: PWM10 output
		3-state	push/pull or open drain output selectable
		Open Drain	
P67/	1	1/0	Port 67: I/O port
PWM11		Output	8-bit PWM output 11: PWM11 output
		3-state	push/pull or open drain output selectable
		Open Drain	, , , , , , , , , , , , , , , , , , , ,
P73/	1	1/0	Port 73: I/O port
SDA0		1/0	I ² CBUS SDA line 0
		(schmitt)	push/pull or open drain output selectable
		Open Drain	The state of the s
P74/	1	1/0	Port 74: I/O port
SCL0	ľ	1/0	I ² CBUS SCL line 0
0020	1	(schmitt)	OBS SEE IIII S
		Open Drain	push/pull or open drain output selectable
P75/	1	1/0	Port 75: I/O port
SO0	l'	Output	SIO0 send data 0
		(schmitt)	push/pull or open drain output selectable
		Open Drain	pasinpan of open drain output selectable
P76/	1	1/0	Port 76: I/O port
SIO	'	Input	SIO0 receive data 0
310		(schmitt)	Sico receive data o
P77/	1	1/0	Port 77: I/O port
SCK0	' '	1/0	SIO0 transfer clock input/output 0
SCKU		(schmitt)	Siou transiei clock input/output u
			nuch/null or anon drain autnut coleatable
P70/	1	Open Drain I/O	push/pull or open drain output selectable Port 70: I/O port
	'		·
TXD		Output (achmitt)	UART send data
		(schmitt)	push/pull or open drain output selectable
D74 /		Open Drain	D-174-1/0
P71/	1	1/0	Port 71: I/O port
RXD		Input	UART receive data
		(schmitt)	
P72/		1/0	Port 72: I/O port
CTS		Input	UART clear to send
		(schmitt)	
P80/		1/0	Port 80: I/O port
CTLIN		Input	Capture input for Control signal (CTL)
		(schmitt)	

DVDR990 /0X1

Table 2.2.1 Pin Names and Function (4/5)

Pin Name	n Name Number of pins I/O Functions		Functions		
P81/	1	1/0	Port 81: I/O port		
DFGIN		Input	Capture input for Drum-FG signal (DFG)		
		(schmitt)			
P82/	1	1/0	Port 82: I/O port		
RMTIN		Input	Capture input for Remote Control Input signal		
		(schmitt)	Superior Herrison School Input Signal		
P83/	1	1/0	Port 83: I/O port		
EXT		Input	External Capture input (Rising edge only)		
		(schmitt)			
P84/	1	1/0	Port 84: I/O port		
DPGIN		Input	Capture input for Drum-PG signal (DPG)		
		(schmitt)			
P85/	1	1/0	Port 85: I/O port		
CFGIN		Input	Capture input for Capstan-FG signal (CFG)		
		(schmitt)	Capture in parties captures (2. C)		
P86/	1	1/0	Port 86: I/O port		
CSYNC IN		Input	Capture input for C-sync		
001110 111		(schmitt)	ouplaid input is: o syllo		
P87/	1	1/0	Port 87: I/O port		
COMPIN	'	Input	Envelope Comparator Input (to HA/CR)		
COMI II 4		(schmitt)	Livelope Comparator input (to 172 Oit)		
P90/	1	1/0	Port 90: I/O port		
TPG12		Output	TPG12: TPG output 12		
11-012		Open Drain	push/pull or open drain output selectable		
P91/	1	I/O			
	1		Port 91: I/O port		
TPG01		Output	TPG01: TPG output 01 n push/pull or open drain output selectable		
Doc /		Open Drain			
P92/	1	1/0	Port 92: I/O port		
TPG02		Output	TPG02: TPG output 02 (Internally connected to PV/PH Logic)		
		Open Drain	push/pull or open drain output selectable		
P93/	1	1/0	Port 93: I/O port		
TPG03		Output	TPG03: TPG output 03		
D04/		Open Drain			
P94/	1	1/0	Port 93: I/O port		
TPG04		Output	TPG04: TPG output 04 (Internally connected to PV/PH Logic)		
			push/pull or open drain output selectable		
P95/	1	1/0	Port 95: I/O port		
TPG13		Output	TPG13: TPG output 13		
		Open Drain			
P96/	1	1/0	Port 96: I/O port		
TPG10		Output	TPG10: TPG output 10		
		Open Drain			
P97/	1	1/0	Port 97: I/O port		
TPG11		Output	·		
		Open Drain	ain push/pull or open drain output selectable		
PAO/	1	1/0	Port PA0: I/O Port		
PV-PH		Output	Pseudo-Vsync/Pseudo-Hsync (PV/PH) output (controlled by		
		3-state	TPG02/04.)		
PA1/	1	1/0	Port PA1: I/O Port		
HA (TPG05)		Output	HA: Head amp switch output (are also used as TPG05 output.)		
PA2/	1	1/0	Port PA2: I/O Port		
CR (TPG00)		Output	CR: Colour Rotary output (are also used as TPG00 output.)		

Table 2.2.1 Pin Names and Function (5/5)

Pin name Number of pins		I 1/O	Functions	
PB2/	1	1/0	Port PB2: I/O Port	
SO1/SI1		I/O (schmitt)	SIO1 send data 1 and receive data 1 (Internally connected)	
		Open Drain	push/pull or open drain output selectable	
PB3/	1	1/0	Port PB3: I/O Port	
SCK1		1/0	SIO1 transfer clock input/output 1	
		(schmitt)		
		Open Drain	push/pull or open drain output selectable	
PB4/	1 .	1/0	Port PB4: I/O Port	
SDA1 I/O		1/0	I ² CBUS SDA line 1	
		(schmitt)		
		Open Drain	push/pull or open drain output selectable	
PB5/	1	1/0	Port PB5: I/O Port	
SCL1		1/0	l ² CBUS SCL line 1	
		(schmitt)		
		Open Drain	push/pull or open drain output selectable	
DVCC1, 2, 3 Power supply pins All of these		Power supply pins All of these pins should be connected to power		
			source.	
DGND1, DGND2 (ADGND), 3 GND pins (0 V) All of these pins should to United States (1 to 1) and the United States (2 to 1) and the United States (3 to 1) and		GND pins (0 V) All of these pins should be connected to GND (0 V)		
		line.		
			DGND2 are also used as ADGND for A/D converter.	


9.7.8 1C7990: STV5348

STV5348

- COMPLETE TELETEXT AND VPS DECODER INCLUDING AN 8 PAGE MEMORY ON A SIN-GLE CHIP
- UPWARD SOFTWARE COMPATIBLE WITH PREVIOUS SGS-THOMSON'S MULTICHIP SOLUTIONS (SAA5231, SDA5243, STV5345)
- PERFORM PDC SYSTEM A (VPS) AND PDC SYSTEM B (8/30/2) DATA STORAGE SEPA-RATLY
- DEDICATED "ERROR FREE" OUTPUT FOR VALID PDC DATA
- INDICATION OF LINE 23 FOR EXTERNAL USE
- SINGLE +5V SUPPLY VOLTAGE
- SINGLE 13.875MHz CRYSTAL
- REDUCED SET OF EXTERNAL COMPO-NENTS, NO EXTERNAL ADJUSTMENT
- OPTIMIZED NUMBER OF DIGITAL SIGNALS REDUCING EMC RADIATION
- HIGH DENSITY CMOS TECHNOLOGY
- DIGITAL DATA SLICER AND DISPLAY CLOCK PHASE LOCK LOOP
- 28 PIN DIP & SO PACKAGE

DIP28 (Plastic Package) **ORDER CODE:** STV5348 West European STV5348/H East European STV5348/T Turkish & European SO28 (Plastic Package) **ORDER CODE:** STV5348D West European STV5348D/H East European STV5348D/T Turkish & European

PIN CONNECTIONS




DESCRIPTION

The STV5348 decoder is a computer-controlled teletext device including an 8 page internal memory. Data slicing and capturing extracts the teletext information embedded in the composite video signal. Control is accomplished via a two wire serial I²C bus ®. Chip address is 22h. Internal ROM provides a character set suitable to display text using up to seven national languages. Hardware and software features allow selectable master/slave synchronization configurations. The STV5348 also supports facilities for reception and display of current level protocol data.

PIN DESCRIPTION

Pin N°	Symbol	Function	Description	Figure
1	CVBS	Input	Composite Video Signal Input through Coupling Capacitor	9
2	MA/SL	Input	Master/Slave Selection Mode	11
3	V _{DDA}	Analog Supply	+5V	-
4	POL	Input	STTV / LFB / FFB Polarity Selection	12
5	STTV/LFB	Output / Input	Composite Sync Output, Line Flyback Input	15
6	FFB	Input	Field Flyback Input	12
7	V _{SSD}	Ground	Digital Ground	-
8	R	Output	Video Red Signal	13
9	G	Output	Video Green Signal	13
10	В	Output	Video Blue Signal	13
11	RGBREF	Supply	DC Voltage to define RGB High Level	13
12	BLAN	Output	Fast Blanking Output TTL Level	15
13	COR	Output	Open Drain Contrast Reduction Output	15
14	ODD/EVEN	Output	25Hz Output Field synchronized for non-interlaced display	15
15	Υ	Output	Open Drain Foreground Information Output	15
16	SCL	Input	Serial Clock Input	16
17	SDA	Input/ Output	Serial Data Input/Output	17
18	L23	Output	Line 23 Identification	15
19	DV	Output	VPS Data Valid	15
20	RESERVED	Test	To be connected to V _{SSD} through a resistor	15
21	VCR/TV	Input	PLL Time Constant Selection	15
22	V_{DDD}	Digital Supply	+5V	
23	XTO	Crystal Output	Oscillator Output 13.875MHz	14
24	XTI	Crystal Input	Oscillator Input 13.875MHz	14
25	V _{SSO}	Ground	Oscillator Ground	
26	V _{SSA}	Ground	Analog Ground	
27	TEST	Test	Grounded to V _{SSA}	11
28	CBLK	Input / Output	To connect Black Level Storage Capacitor	28

BLOCK DIAGRAM



9.7.9 Tuner1705: UV1316K

VHF/UHF television tuner

UV1336K MK3

FEATURES

Member of UV1300 MK3 family of small-sized

UHF/VHF tuners

Integrated with passive splitter

Covers systems M, N

Digitally-controlled (PLL) tuning via I²C-bus

Fast 400kHz I²C bus protocol compatible with

3.3V and 5V micro controllers

181 channels coverage (Off-air and full cable)

World standardized mechanical dimensions and pinning. Horizontal mounting is optionally

available.



DESCRIPTION

The UV1336K MK3 splitter - tuner belongs to the UV1300 family of WSP tuners, which are designed to meet a wide range of TV applications. It is a full band tuner suitable for NTSC M, N and PAL M, N. The low IF output impedance is designed for direct drive of a wide variety of SAW filters with sufficient suppression of triple transient.

The UV1336K MK3 incorporates internal wideband-AGC with selectable TOP adjustment via I²C.

This tuner complies with the requirements of radiation, conforming with:

FCC Part 15, Subpart B

BETS 7

CISPR13

MARKING

The following items of information are printed on a sticker that is on the top cover of the tuner:

Type number

Code number

Origin letter of factory

Change code

Year and week code


ORDERING INFORMATION

TYPE	DESCRIPTION	ORDER NUMBERS
UV1336K/A F G S-3	F connector, wideband AGC, switchable FM trap	3139 147 17011

VHF/UHF television tuner

UV1336K MK3

BLOCK DIAGRAM



** ADC option not available in NTSC versions

PINNING

SYMBOL	PIN	DESCRIPTION
AGC	1	Gain Control Voltage
TU	2	Tuning voltage
AS	3	I ² C-Bus Address Select
SCL	4	I ² C-Bus Serial Clock
SDA	5	I ² C-Bus Serial Data
n.c.	6	Not Connected
Vs	7	PLL Supply Voltage +5V
n.c	8	Not Connected
V _{ST}	9	Fixed tuning Supply Voltage +33V
n.c	10	Not connected
IF1	11	Asymmetrical IF Output
GND	M1,M2,M3,M4	Mounting Tags (Ground)

9.8 IC's Digital Board

9.8.1 IC7100: VSM

VERSATILE STREAM MANAGER

GENERAL DESCRIPTION

The Versatile Stream Manager (VSM) is an ASIC used in the first generation DVD Video Recorder. Main function of the VSM is to interface directly to the different hardware modules such as Basic Engine, MPEG encoders, MPEG decoders and buffering the data streams that are coming from or going to these hardware modules.

The VSM contains a memory interface to support one 4M*16 SDRAM device. A host interface allows a CPU to directly access this memory and the VSM s internal registers.

Handling of data streams is done using scatter / gather DMA's under software control. Hardware support is provided in the VSM to support software MPEG AV multiplexing.

FEATURES

The VSM features include:

- SDRAM memory interface to support one 4 banks*1M*16 (64Mbit) SDRAM device.
- Glueless Host Interface for STM s STi5505.
- Glueless MPEG Decoder interface for STM s STi5505
- Glueless interface to Philips SAA6750 MPEG Video Encoder or SAA6752 MPEG AV Encoder.
- Glueless interface to Motorola s DSP56362 used as MPEG Audio Encoder.
- Glueless interface to Philips HDR65 as part of Basic Engine interface including the Sector Processor as also included in the STi5505.
- Audio Clock Control providing PLL loop and clock lock detection.
- Double Extraction of VBI decoded data from extended CCIR 656 stream.
- Double UART with hardware handshake and 8 byte Rx/Tx FIFO.
- Generation of additional Host Bus to support Audio Encoder DSP56362.
- Descriptor based DMA Controllers for data stream handling.
- Hardware support for software MPEG multiplex process.
- Internal Interrupt Controller to handle internal and 4 external interrupt sources.
- Operates from single 27 MHz clock input.
- JTAG for production tests.
- 3.3V logic core.
- 3.3V / 5V toleration IO pins.
- 208 PIN LQFP Package. (CR1087)

BLOCK DIAGRAM

Figure 2.1 shows the block diagram of the VSM. The hardware blocks can be divided in to three categories:

- General modules: Host Interface, Memory Interface, Interrupt Controller.
- DMA Controllers.
- Functional Interfaces; the link between the actual external hardware interface and the DMA Controller. Some Functional Interfaces have knowledge about the stream coming through in order to perform for example MPEG stream characteristics extraction and insertion.




Figure 2.1: VSM Overview

PINNING

OVERVIEW

Name	Pins	Type	Function
System			
RESETn	1	In	
SYSCLK (27MHz)	1	ln	
Host Interface			
HO_A(21:1)	21	In	
HO_D(15:0)	16	In/Out	
HO_BEn(1:0)	2	In	
HO_RWn	1	In	
HO_CSLn	1	In	
HO_CSHn	1	In	
HO_A22	1	In	
HO_WAIT	1	Out	
HO_PROCCLK	1	ln	
Memory Interface			
M_A(13:0)	14	Out	
M_DQ(15:0)	16	In/Out	
M_RASn	1	Out	
M_CASn	1	Out	
M_WEn	1	Out	
M_LDQM	1	Out	
M_UDQM	1	Out	
M_CLKOUT	1	Out	
M_CLKEN	1	Out	
Basic Engine Interface			
BE_BCLK	1	In	
BE DATI	1	In	
BE_WCLK	1	In	
BE_SYNC	1	In/Out	
BE_FLAG	1	In	
BE V4	1	In	
BE_DATO	1	Out	
Video Encoder Interface			
VE_D(15:0)	16	In	
VE_DSn	1	Out	
VE_DTACKn	1	In	
VE_VIP_ERROR	1	In	Signal coming from SAA7114
Audio Encoder Interface			
AE_CSn	1	Out	
AE_BCLK	1	In/Out	(CR151,CR157)
AE_WCLK	1	In/Out	(CR151,CR157)
AE_DATA	1	In	(CR157)

Decoder Interface			
D PAR D(7:0)	8	Out	
D PAR DVALID	1	Out	
D PAR STR	1	Out	
D PAR REQ	1	In	
D PAR SYNC	1	Out	
D WCLK	1	Out	
D V4	1	Out	
Audio Clock Control	•		
ACC FID	1	In	(CR200)
ACC PWM	1	Out	
ACC ACLK OSC	1	In	
ACC ACLK DAI	1 1	ln	
ACC ACLK PLL	1	In	
ACC ACLK DEC	1 1	Out	
VBI Extractor		Out	
VBI_IPD(7:0)	8	In	
VBI_II D(7.0)	1	In	
UART 1		1 111	
UART1 RX	1	In	
UART1 TX	<u> </u>	Out (OC)	
UART1 CTSn	1	In	
UART1 RTSn	1	Out (OC)	
UART 2		Out (OC)	
UART2 RX	1	In	
UART2 TX	1	Out (OC)	
UART2 CTSn	1	In	· · · · · · · · · · · · · · · · · · ·
UART2 RTSn	1	Out (OC)	
UART 3 (VSM1B)		Out (OC)	
UART3 RX	1	In	
UART3 TX	1	Out	·
UART3 CTSn	1	In	
UART3 RTSn	1	Out	
Interrupt Controller		Out	
EXTINT(3:0)	4	In	From: VEne AFno DE Verna (CT: FEOT)
CPUINT(1:0)	2		From: VEnc, AEnc, BE, VSync (STi 5505)
JTAG		Out (OC)	
TCK	1	In	Poundary Coop
TDI		ln In	Boundary Scan
TDO	1	In Out/7	
	1	Out/Z	
TMS	1 1	ln l=	
TRSTn Track	11	<u>In</u>	
Test			
TESTO	1	In	Amsal Test
TEST1	1 1	ln .	
Power Supply			
VDD	20	Power	10% of total pins package
VSS	20	Power	10% of total pins package
T ((D)			
Total Pins	208		

9.8.2 IC7101; IC7306: IC 7402 SDRAM

SYNCHRONOUS DRAM

MT48LC16M4A2 - 4 Meg x 4 x 4 banks MT48LC8M8A2 - 2 Meg x 8 x 4 banks MT48LC4M16A2 - 1 Meg x 16 x 4 banks

For the latest data sheet, please refer to the Micron web site: www.micronsemi.com/datasheets/sdramds.html

FEATURES

- PC66-, PC100- and PC133-compliant
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8 or full page
- Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes
- · Self Refresh Modes: standard and low power
- · 64ms, 4,096-cycle refresh
- LVTTL-compatible inputs and outputs
- Single +3.3V ±0.3V power supply

OPTIONS	MARKING
 Configurations 	
16 Meg x 4 (4 Meg x 4 x 4 banks)	16M4
8 Meg x 8 (2 Meg x 8 x 4 banks)	8M8
4 Meg x 16 (1 Meg x 16 x 4 banks)	4M16
WRITE Recovery ('WR)	
'WR = "2 CLK"	A2
Plastic Package - OCPL ²	
54-pin TSOP II (400 mil)	TG
Timing (Cycle Time)	
10ns @ CL = 2 (PC100)	-8E 4
7.5 ns @ CL = 3 (PC133)	-75
$7.5 \text{ns} \otimes \text{CL} = 2 \text{ (PC133)}$	-7E
Self Refresh	
Standard	None
Low Power	1.

2. Off-center parting line.

Extended (-40°C to +85°C)

Operating Temperature Range Commercial (0°C to +70°C)

- 3. Consult Micron for availability.
- 4. Not recommended for new designs.

Part Number Example:

MT48LC8M8A2TG-75

4	P	IN /	45	SIGNM	ENT	(To	p 1	Viev	N)	
				54-Pi	n TS	OP				
<u>x4</u>	x8	x16						<u>×16</u>	x8	x4
_	_	Vap	-4	•	(54	1			
N/C	DON	DOO		2		53	巴	Vss DQ15	007	Ne
****	-	VonQ				52		VesO	DQI	THC.
NC	NC	DQ1		4		51		DO14	NC	NC
DQQ		002	E::1	5		50		DO13	DQ6	DQ3
	-	VssQ		6				VooQ		
NC	NC	DQ3		7				0012	NC	NC
NC	DQZ					47		DQ11		NC
-		VooQ	Ш	9		46		VasO	-	•
NC		DQ5		10		45	П	DQ10	NC	HC
DQ1	DQ3	DQ6		11				DQ9	DQ4	DQ2
-	-	VssQ		12				VooQ	•	-
NC	NC	DQ7		13		42		DQ8	NC	NC
-	•	Voo	9			41		Vss	-	-
NC	NC	DOML					Ð		*	•
*	*	CAS#						DOMH	DQM	DQM
-	:	RAS#						CKE	•	
-	•		田					NC	-	•
	_	BAO						ATT	-	
	_	BAI						A9		
		A10	田					A8		
	-	AD		23				A7		. 1
-	-	A1	П	24			1		-	
-	-	A2		25		30	1	A5	-	
•	-	A3	П						-	-
•	-	VDO	띡	27		28	中	Vss	-	•
ote:	Th	e # svi	mba	indicates s	ignal is	active I	OW	Ada	sh (-)	
				and x4 pin f						dian

KEY TIMING PARAMETERS

4 Meg x 4 x 4 banks

4K

4K (AD-A11)

4 (BAQ BA1)

1K (AO-A9)

SPEED	CLOCK	ACCES	STIME	SETUP	HOLD
GRADE	FREQUENCY	CL = 2*	CL = 3*		TIME
-7E	143 MHz	-	5.4ns	1.5ns	0.8ns
-75	133 MHz	_	5.4ns	1.5ns	0.8ns
-7E	133 MHz	5.4ns	-	1.5ns	0.8ns
-8E 3, 4	125 MHz	-	6ns	2ns	1ns
-75	100 MHz	6ns	-	1.5ns	0.8ns
-8E 3, 4	100 MHz	6ns	_	2ns	Ins

2 Meg x 8 x 4 banks

4K (AD-A11)

4 (BAO, BA1)

512 (AO-A8)

1 Meg x 16 x 4 banks

4K (A0-A11) *

256 (AD-A7)

Configuration

Refresh Count

Rank Aririn

None

IT 3

Row Addressing

Column Addressing

^{*} CL = CA5 (READ) latency

64Mb SDRAM PART NUMBERS

PART NUMBER	ARCHITECTURE	
MT48LC16M4A2TG	16 Meg x 4	
MT48LC8M8A2TG	8 Meg x 8	
MT48LC4M16A2TG	4 Meg x 16	

GENERAL DESCRIPTION

The 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 16,777,216-bit banks is organized as 4,096 rows by 1,024 columns by 4 bits. Each of the x8's 16,777,216-bit banks is organized as 4,096 rows by 512 columns by 8 bits. Each of the x16's 16,777,216-bit banks is organized as 4,096 rows by 256 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BAO, BA1 select the bank; A0-A11 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a selftimed row precharge that is initiated at the end of the burst sequence.

The 64Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a highspeed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.

The 64Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks in order to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access.

9.8.3 IC7200: STi5508

(%)

STi5508

DVD HOST PROCESSOR WITH ENHANCED AUDIO

Integrated 32-bit host CPU @ 60MHz

2 Kbytes of Icache, 2 Kbytes of Dcache, and 4Kbytes of SRAM configurable as Dcache.

DVDR990 /0X1

- 5.1 channel Dolby Digital® /MPEG-2 multi-channel decoding, 3 X 2-channel PCM outputs
- IEC60958 -IEC61937 digital output
- SRS®/TruSurround®
- DTS digital out and MP3 decoding

■ Karaoke processor

Echo, pitch shift, microphone inputs, voice cancellation and multiple other effects

■ Video decoder

- Supports MPEG-2 MP@ML
- Fully programmable zoom-in and zoom-out
- PAL to NTSC and NTSC to PAL conversion

DVD and SVCD subpicture decoder

High performance on-screen display

- 2 to 8 bits per pixel OSD options
- · Anti-flicker, anti-flutter and anti-aliasing filters

■ PAL/NTSC/SECAM encoder

- RGB, CVBS, Y/C and YUV outputs with 10-bit DACs
- Macrovision® 7.01/6.1 compatible

■ Shared SDRAM memory interface

- Supports 1 or 2x16Mbit, or 1x64Mbit 125MHz SDRAM
- Programmable CPU memory interface for SDRAM, ROM, peripherals...

Front-end interface

- DVD, VCD, SVCD and CD-DA compatible
- Serial, parallel and ATAPI interfaces
- · Hardware sector filtering
- Integrated CSS decryption and track buffer

Integrated peripherals


- 2 UARTS, 2 SmartCards, I2C controller, 3 PWM outputs, 3 capture timers
- Modem support
- 38 bits of programmable I/O

Professional toolset support

- ANSI C compiler and libraries
- 208 pin PQFP package

The STi5508 provides a highly integrated back-end solution for DVD applications. A host CPU handles both the general application (the user interface, and the DVD, CD-DA, VCD, SVCD navigation) and the drivers of the different embedded peripheral (audio/video, karaoke, sub-picture decoders, OSD, PAL/NTSC encoder...).

Because of its memory savings, increased number of internal peripherals, improved development platform and reference design, the STi5508 offers a cost-effective solution to DVD applications, with rapid time-to-market.



1 Architecture overview

1.1 Introduction

The figure below shows the architecture of the STi5508. This device has the same global architecture as the STi5505, with the addition of new features such as karaoke, a shared SDRAM memory interface and extra display planes. Because of this increased performance, the STi5508 and STi5505 are not pin compatible. This chapter gives a brief overview of each of the functional blocks of the STi5508.




Figure 1 Functional block diagram

1 Architecture overview

STi5508

1.2 Central processor

DVDR990 /0X1

The STi5508 Central Processing Unit is a ST20C2+ 32-bit processor core. It contains instruction processing logic, instruction and data pointers, and an operand register. It directly accesses the high-speed on-chip SRAM, which can store data or programs and uses the cache to reduce access time to off-chip program and data memory.

The processor can access memory via the Programmable CPU Interface (often referred to as the EMI) or the Shared Memory Interface (SMI), which is shared with the video, audio, sub-picture and OSD decoders.

MPEG video decoder

This is a real-time video compression processor supporting the MPEG-1 and MPEG-2 standards at video rates up to 720 x 480 x 60 Hz and 720 x 576 x 50 Hz. Picture format conversion for display is performed by vertical and horizontal filters. User-defined bitmaps can be super-imposed on the display picture by using the on-screen display function.

The display unit is part of the MPEG video decoder, it overlays the four display planes shown in the figure below. The display planes are normally overlaid in the order illustrated, with the background color at the back and the sub-picture at the front (used as a cursor plane). The sub-picture plane can alternatively be positioned between the OSD and MPEG video planes where it can be used as a second on-screen display plane.




Figure 2 Display planes

STi5508

1 Architecture overview

1.4 Audio decoder

The audio decoder accepts: Dolby Digital, MPEG-1 layers I and II, MPEG-2 layer II 6-channel, PCM, CDDA data formats; MPEG2 PES streams for MPEG-2, MPEG-1, Dolby Digital, MP3, and Linear PCM (LPCM). The audio decoder supports DTS digital out (DVD DTS and CDDA DTS).

S/PDIF input data (IEC-60958 or IEC-61937 standards) is accepted if an external circuitry extracts the PCM clock from the stream.

Skip frame, repeat blocks and soft mute frame features can be used to synchronize audio and video data. PTS audio extraction is also supported.

The device outputs up to 6 channels of PCM data and appropriate clocks for external digital-to-analog converters.

Programmable downmix enables 1,2,3 or 4 channel outputs. Data can be output in either I^2S format or Sony format. The decoder can format output data according to IEC-60958 standard (for non compressed data: L/R channels, 16, 18, 20 and 24-bits) or IEC-61937 standard (for compressed data), for $F_S = 96kHz$, 48kHz, 44.1kHz or 32kHz.

Sampling frequencies of 96kHz, 48kHz, 44.1kHz, 32kHz and half sampling frequencies are supported. A downsampling filter (96kHz/48kHz) is available.

The decoder supports dual mode for MPEG and Dolby Digital. It is karaoke aware and capable in Dolby Digital and MPEG formats according to DVD specifications. It includes a Dolby surround compatible downmix and a ProLogic decoder.

A pink noise generator enables the accurate positioning of speakers for optimal surround sound setup.

In global mute mode, the decoder decodes the incoming bitstream normally but the PCM and SPDIF outputs are softmuted. This mode is used to prepare a period of decoding mode, to synchronize audio and video data without hearing the audio.

Slow-forward and fast-forward trick modes are available for compressed and non-compressed data.

The control interface of the decoder is activated via memory mapped registers in the ST20 address space.

1.5 Karaoke

The karaoke processor is a post-processing module which supports the following features: 2 micro PCM input pitch shift, echo effect, reverberation, chorus, voice cancellation, level-sensitive vocal cancelling, vocal partnering, independant volume control on music and vocal channels.

1.6 Modem analog front-end interface

The Modem Analog Front-end interface is used to transfer transmit and receive DAC and ADC samples between the memory and an external modem analog front-end (MAFE), using a synchronous serial protocol. DMA is used to transfer the sample data between memory buffers and the MAFE interface module, with separate transmit and receive buffers and double buffering of the buffer pointers. FIFOs are used to take into account the access latency to nemory, in a worst case system and to allow the use of bursts for memory bandwidth efficiency improvement. The V22bis standard is supported.

1.7 Memory subsystem

On-chip

The on-chip memory includes 2Kbytes of instruction cache, 2Kbytes of data cache and 4Kbytes of SRAM thatcan be optionally configured as data cache. The subsystem provides 240M/bytes of internal bandwidth, supporting pip line d 2-cycle internal memory access.

1 Architecture overview

STi5508

The instruction and data caches are direct-mapped, with a write-back system for the data-cache. The caches support burst accesses to the external memories for refill and write-back. Burst access increases the performance of pagemode DRAM memories.

Off-chip

There are two off-chip memory interfaces:

DVDR990 /0X1

- The external memory interface (EMI) accessed by the ST20 is used for the transfer of data and programs between the STi5508 and external peripherals, flash and additional SDRAM and DRAM.
- Shared memory interface (SMI) controls the movement of data between the STi5508 and 16, 32 or 64 Mbits of SDRAM. This external SDRAM stores the display data generated by the MPEG decoder and CPU and the C2+ code data.

The EMI uses minimal external support logic to support memory subsystems, and accesses a 32 Mbytes of physical address space (greater if SDRAM or DRAM is used) in four general purpose memory banks of 8 or 16 bits wide, 21 or 22 address lines, and byte select. For applications requiring extra memory, the EMI supports this extra memory with zero external support logic, even for 16-bit SDRAM devices. The EMI can be configured for a wide variety of timing and decode functions by the configuration registers. The timing of each of the four memory banks can be set separately, with different device types being placed in each bank with no need for external hardware.

Serial communication 1.8

Asynchronous serial controllers

The Asynchronous Serial Controller (ASC), also referred to as the UART interface, provides serial communication between the STi5508 and other microcontrollers, microprocessors or external peripherals. The STi5508 has four ASCs, two of which are generally used by the SmartCard controllers.

Eight or nine bit data transfer, parity generation, and the number of stop bits are programmable. Parity, framing, and overrun error detection increase data transfer reliability. Transmission and reception of data can be double-buffered, or 16-deep FIFOs can be used. A mechanism to distinguish the address from the data bytes is included for multiprocessor communication. Testing is supported by a loop-back option. A 16-bit baud-rate generator provides the ASC with a separate serial clock signal.

Each ASC supports full-duplex asynchronous communication where both the transmitter and the receiver use the same data frame format and the same baud-rate. Each ASC can be set to operate in SmartCard mode for use when interfacing to a SmartCard.

Synchronous serial control

The Synchronous Serial Controller (SSC) provides a high-speed interface to a wide variety of serial memories, remote control receivers and other microcontrollers. The SSC supports all of the features of the Serial Peripheral Interface bus (SPI) and the I²C bus. The SSC can be programmed to interface to other serial bus standards. The SSC shares pins with the parallel input/output (PIO) ports, and support full-duplex and half-duplex synchronous communication when used in conjunction with the PIO configuration.

1.9 Front-end interface

The STi5508 can be connected to a front-end through the following interfaces:

- I2S interface;
- multi-format serial interface;
- multi-format parallel interface;

ATAPI interface (for DVD-ROMs)

1.10 On-chip PLL

The on-chip PLL accepts 27 MHz input and generates all the internal high-frequency clocks needed for the CPU, MPEG and audio subsystems.

1.11 Diagnostic controller (DCU)

The ST20 Diagnostic Controller Unit (DCU) is used to boot the CPU and to control and monitor the chip systems via the standard IEEE 1194.1 Test Access Port. The DCU includes on-chip hardware with ICE (In Circuit Emulation) and LSA (Logic State Analyzer) features to facilitate verification and debugging of software running on the on-chip CPU in real time. It is an independent hardware module with a private link from the host to support real-time diagnostics.

1.12 Interrupt subsystem

The interrupt system allows an on-chip module or external interrupt pin to interrupt an active process so that an interrupt handling process can be run. An interrupt can be signalled by one of the following: a signal on an external interrupt pin, a signal from an internal peripheral or subsystem, software asserting an interrupt in the pending register.

Interrupts are implemented by an on-chip interrupt controller and an on-chip interrupt-level controller. The interrupt controller supports eight prioritized interrupts as inputs and manages the pending interrupts. This allows the nesting of pre-emptive interrupts for real-time system design. Each interrupt can be programmed to be at a lower or higher priority than the high priority process queue.

1.13 PAL/NTSC/SECAM encoder

The integrated digital encoder converts a multiplexed 4:2:2 or 4:4:4 YCbCr stream into a standard analog baseland PAL/NTSC or SECAM signal and into RGB, YUV, Yc and CVBS components. The encoder can perform closed-cap tion, CGMS encoding, and allows MacrovisionTM 7.01/6.1 copy protection.

1.14 SmartCard interfaces

Two SmartCard interfaces support SmartCards compliant with ISO7816-3. Each interface is has a UART (ASC), a dedicated programmable clock generator, and eight bits of parallel IO port.

1.15 PWM and counter module

The PWM and counter module provides three PWM encoder outputs, three PWM decoder (capture) inputs and four programmable timers. Each capture input can be programmed to detect rising edge, falling edge, both edges or neither edge (disabled). These facilities are clocked by two independent clocks, one for PWM outputs and one for capture inputs/timers. The PWM counter is 8-bit, with 8-bit registers to set the output-high time. The capture/compare counter and the compare and capture registers are 32-bit. The module generates a single interrupt signal.

1.16 Parallel I/O module


38 bits of parallel I/O are configured in 5 ports, and each bit is programmable as output or input. The output canb€ configured as a totem-pole or open-drain driver. The input compare logic can generate an interrupt on any charge of any input bit. Many parallel IO have alternate functions and can be connected to an internal peripheral signal such as a UART or SSC.

2 Pin data

STi5508

2 Pin data

2.1 Pin out



STi5508

2 Pin data

2.2 Pin list sorted by function

Alternate functions printed in *Italic* show a suggested use of the PIO; alternate functions not printed in *Italic* are multiplexed with a specific hardware.

Pin number	Din name	Main franchism	Alternate function		
Pin number	Pin name	Main function	Input	Output	Туре
Audio DAC					
51	DAC_SCLK	OVER SAMPLING CLK		EXT_AUD_CLK	0
52	DAC_PCMOUT0	PCM_OUT0		EXT_AUD_DATA	0
53	DAC_PCMOUT1	PCM_OUT1	EXT_AUD_REQ		I/O
54	DAC_PCMOUT2	PCM_OUT2			0
55	DAC_PCMCLK	PCM_CLOCK			I/O
56	DAC_LRCLK	LEFT/RIGHT CLK		EXT_AUD_WCLK	0
57	SPDIF_OUT	SPDIF_OUT			0
48	VDD_PCM	VDD FREQ SYNTHE=2.5V			PWR 2.5V
49	VSS_PCM	VSS FREQ SYNTHE=GND			PWR
Audio ADC inpι	ıt				
104	ADC_LRCLK	Left/Right Clock			1/0
106	ADC_PCMCLK	PCM CLOCK			1/0
105	ADC_DATA	DATA			ı
103	ADC_SCLK	SAMPLING CLK			1/0
Clock & reset		*****	- A		
124	RESET	CHIP RESET			1
122	VDD_PLL	VDD PLL=2.5V			PWR 2.5V
123	VSS_PLL	GND PLL=GND			PWR
120	PIX _CLK	27 MHz main clock			ı
PIOs and comm	nunication				
186	PIO0[0]	PIO0[0]	UARTO_DATA (SCO_DA	TA)	1/0
187	PIO0[1]	PIO0[1]		ATAPI_RD	1/0
188	PIO0[2]	PIO0[2]		ATAPI_WR	1/0
189	PIO0[3]	PIO0[3]		SC0_CLOCK	1/0
190	PIO0[4]	PIO0[4]		SC0_RST	1/0
191	PIO0[5]	PIO0[5]		SC0_CMD_VCC	1/0
192	PIO0[6]	PIO0[6]		SC0_DATA_DIR	1/0
193	PIO0[7]	PIO0[7]	SC0_DETECT		1/0
194	PIO1[0]	PIO1[0]	SSC0_DATA (MTSROu	t/MRSTin)	1/0
195	PIO1[1]	PIO1[1]	SSC0_CLOCK		1/0
196	PIO1[2]	PIO1[2]	SC EXTERNAL CLOCK	PARA_DVALID	1/0
197	PIO1[3]	PIO1[3]		UART2_TXD	1/0
200	PIO1[4]	PIO1[4]	UART2_RXD		1/0

Table 1 Pins sorted by function

DVDR990 /0X1

2 Pin data

STi5508

Pin number	Pin name	Main function	Alternate function		
Pin number	Pin name	Main function	Input	Output	Туре
201	PIO1[5]	PIO1[5]	PARA_SYNC	UART1_TXD	1/0
202	TRIGGER_IN	TRIGGER_IN for DCU			1/0
203	TRIGGER_OUT	TRIGGER_OUT for DCU			1/0
204	PIO2[0]	PIO2[0]	UART3_DATA (SC1_L	DATA)	1/0
205	PIO2[1]	PIO2[1]	UART1_RXD	MAFEIF_DOUT PARA_REQ	1/0
206	PIO2[2]	PIO2[2]	PARA_STROBE	MAFEIF_HC1	1/0
207	PIO2[3]	PIO2[3]		SC1_CLOCK	1/0
208	PIO2[4]	PIO2[4]		SC1_RST	1/0
1	PIO2[5]	PIO2[5]		SC1_CMD_VCC	I/O
2	PIO2[6]	PIO2[6]		SC1_DATA_DIR	1/0
3	PIO2[7]	PIO2[7]	SC1_DETECT		1/0
6	PIO3[0]	PIO3[0]	MAFEIF_SCLK PARA_DATA{0}		1/0
7	PIO3[1]	PIO3[1]	MAFEIF_DIN PARA_DATA[1]		1/0
8	PIO3[2]	PIO3[2]	MAFEIF_FSI PARA_DATA[2]		1/0
9	PIO3[3]	PIO3[3]	CAPTURE_IN0 PARA_DATA[3]		1/0
10	PIO3[4]	PIO3[4]	CAPTURE_IN1 PARA_DATA[4]		1/0
11	PIO3[5]	PIO3[5]	CAPTURE_IN2 PARA_DATA[5]		I/O
12	PIO3[6]	PIO3[6]	PARA_DATA[6]	COMP_OUT1	1/0
13	PIO3[7]	PIO3[7]	PARA_DATA[7]	COMP_OUT0	I/O
39-46	PIO4[0:7]	PIO4[0:7]	YC[0:7]		1/0
			SSC1_DATA/	NRSS_CLOCK ¹	
-			SSC1	_CLOCK	
-		AND ADDRESS OF THE PARTY OF THE	SDAV_CLK	/ P1394_Clk ²	
					-
				P1394_P_CLK ²	
-			OSC_	IN_CLK ²	
EMI Interface					
161-170	CPU_ADR[1:10]	ADR[1:10]			0
173-183	CPU_ADR[11:21]	ADR[11:21]			0
141-148	CPU_DATA[0:7]	DATA[0:7]			I/O
151-158	CPU_DATA[8:15]	DATA[8:15]			1/0
138	CPU_RAS1	DRAM RAS		NOT_SDRAM_CS1	1/0
131	CPU_WAIT	WAIT STATE			ti -

Table 1 Pins sorted by function

STi5508

2 Pin data

Dia sussition	Din name	Adata damatan	Alternate function		
Pin number	Pin name	Main function	Input	Output	Туре
130	CPU_RW	READ-NOT WRITE	ARTHUR HERSTEIN	NOT_SDRAM_WE	0
128	CPU_BE[0]	BYTE 0 ENABLE		DQM[0]	0
129	CPU_BE[1]	BYTE 1 ENABLE		DQM[1]	0
139	CPU_CAS0	DRAM CASO		SDRAM_CAS/ CPU_ADR[22]	0
140	CPU_CAS1	DRAM		NOT_SDRAM_CS0	0
135	CPU_CE[0]	DRAM_RASO		SDRAM_RAS	0
134	CPU_CE[1]	CHIP SEL. BANK 1	11 11 11		0
133	CPU_CE[2]	CHIP SEL. BANK 2			0
132	CPU_CE[3]	CHIP SEL. BANK 3		CS_SUB_BANK3	0
118	CPU_RAM_CLK	SDRAM CLOCK			0
117	CPU_OE	OUTPUT ENABLE			1/0
Interrupt				***************************************	-1
127	IRQ[0]	IRQ[0] (SERVO_IRQ)			Ti
126	IRQ[1]	IRQ[1] (ATAPI IRQ)			1
125	IRQ[2]	IRQ[2] (MD_IRQ)			1
Timers					
116	PWM0	Pulse Width Modula 0	HSYNC		0
115	PWM1	Pulse Width Modula1	BOOT FROM ROM ³	e Maria de La Caracteria de la compansión de la compansió	1/0
114	PWM2	Pulse Width Modula 2	VSYNC		0
JTAG	•				
113	TCK	TEST CLOCK			ı
112	TDI	TEST DATA IN			1
111	TDO	TEST DATA OUT	The state of the s		0
110	TMS	TEST MODE SELECT			ı
109	TRST ⁴	TEST RESET			I
Front-end					-
16	B_DATA	I2S DATA	SER_DATA		1
17	B_BCLK	I2S BIT CLOCK	SER_BCLK	3 3 4 5 6 6 6 6 6	<u> </u>
18	B_FLAG	I2S ERROR FLAG DVD	SER VALID		1
19	B_SYNC	I2S SECTOR/ABS TIME	SER_SYNC	and the second of the second	1
20	B_WCLK	12S WORD CLOCK		NRSS CLOCK	I/O
21	B_V4	I2S VERSATILE INPUT PIN	NRSS IN		1
22	NRSS_OUT	NRSS OUT		<u> 1860 (1861) - El el Principio (1</u>	0
Video DAC	1				
27, 26, 25	R OUT, G OUT, B OUT	R_OUT, G_OUT, B_OUT			0
32, 33, 34	Y_OUT, C_OUT, CV_OUT	Y_OUT, C_OUT, CV_OUT			0
29	I REF RGB	I REF DAC RGB			lı -
29	I_REF_RGB V_REF_RGB	I_REF_DAC_RGB V_REF_DAC_RGB			1

Table 1 Pins sorted by function

DVDR990 /0X1

2 Pin data

STi5508

Pin number	Pin mama	Main function	Alternate func		
Pin number	Pin name	Main function	Input	Output	Туре
35	V_REF_YCC	V_REF_DAC_YCC			1
23	VDD_RGB	VDDA_RGB=2.5V			PWR 2.5V
24	VSS_RGB	VSSA_RGB=GND			PWR
30	VDD_YCC	VDDA_YCC=2.5V			PWR 2.5V
31	VSS_YCC	VSSA_YCC=GND			PWR
Shared memory	interface				
69-66	SMI_ADR[0:3]	Address bus SDRAM			0
58-63	SMI_ADR[4:9]	Address bus SDRAM			0
70-73	SMI_ADR [10:13]	Address bus SDRAM			0
84-93, 97-102	SMI_DATA[0:15]	Data bus SDRAM			1/0
74, 75	SMI_CS[0,1]	Chip select bank 0,1			0
76	SMI_RAS	RAS SDRAM			О
77	SMI_CAS	CAS SDRAM			0
78	SMI_WE	SDRAM write enable			0
79, 80	SMI_DQML, U	DQ MASK EN LOW, UP			0
82	SMI_CLKIN	SDRAM CLOCK IN			ı
95	SMI_CLKOUT	SDRAM CLOCK OUT			0
Power supply				//- m. c.	
4, 47, 81, 107, 136, 159, 184	VDD3_3	3.3 V POWER SUPPLY			PWR
14, 37, 64, 94, 119, 149, 171, 198	VDD2_5	2.5V POWER SUPPLY			PWR
5, 15, 38, 50, 65 83, 96, 108, 121 137, 150, 160, 172, 185, 199		GROUND			PWR

- Table 1 Pins sorted by function

 1. FEI_CFG bits 8 and 9 must be programmed according to the required NRSS configuration.
- 2. Register LNK_SDAV_CONF bit 22 (SDE) must be set to 1 to validate the output path.
- 3. BOOTFROMROM is active during reset.
- 4. Tie low whenever JTAG is not used.

Pins sorted by pin number

Dim No	Din name	Main function	Alternate function		Dia forma	
Pin N°	Pin name	Main function	Input Output		Dir func.	
Left Side						
1	PIO2[5]	PIO2[5]		SC1_CMD_VCC	I/O	
2	PIO2[6]	PIO2[6]		SC1_DATA_DIR	1/0	
3	PIO2[7]	PIO2[7]	SC1_DETECT		1/0	
4	VDD3_3	3.3 V POWER SUPPLY			POWER	
5	vss	GROUND			POWER	
6	PIO3[0]	PIO3[0]	MAFEIF_SCLK PARA_DATA{0]		1/0	
7	PIO3[1]	PIO3[1]	MAFEIF_DIN PARA_DATA[1]		1/0	
8	PIO3[2]	PIO3[2]	MAFEIF_FSI PARA_DATA[2]		1/0	
9	PIO3[3]	PIO3[3]	CAPTURE_IN0 PARA_DATA[3]		1/0	
10	PIO3[4]	PIO3[4]	CAPTURE_IN1 PARA_DATA[4]		1/0	
11	PIO3[5]	PIO3[5]	CAPTURE_IN2 PARA_DATA[5]		1/0	
12	PIO3[6]	PIO3[6]	PARA_DATA[6]	COMP_OUT1	1/0	
13	PIO3[7]	PIO3[7]	PARA_DATA[7]	COMP_OUT0	I/O	
14	VDD2_5	2.5V POWER SUPPLY			POWER	
15	VSS	GROUND			POWER	
16	B_DATA	I2S DATA	SER_DATA		I	
17	B_BCLK	I2S BIT CLOCK	SER_BCLK		ı	
18	B_FLAG	I2S ERROR FLAG DVD	SER_VALID		ı	
19	B_SYNC	12S SECTOR/ABS TIME	SER_SYNC		li .	
			SSC1_DATA/ N	RSS_CLOCK ¹		
			SSC1_C			
			SDAV_CLK/ F		 	
20	B_WCLK	I2S WORD CLOCK		NRSS CLOCK	I/O	
21	B_V4	I2S VERSATILE INPUT	NRSS_IN		1,0	
22	NRSS_OUT	NRSS OUT			0	
23	VDD_RGB	VDDA_RGB=2.5V			POWER	
24	VSS_RGB	VSSA_RGB=GND			POWER	
25	B_OUT	B_OUT			0	
26	G_OUT	G_OUT			0	
27	R_OUT	R_OUT			0	
28	V_REF_RGB	V_REF_DAC_RGB			-	

Table 2 Pins sorted by number

DVDR990 /0X1

2 Pin data

STi5508

Pin N°	Din name	Main function	Alternate function		Dir func.
PIN N	Pin name	Main function	Input	Output	— Dir func.
29	I_REF_RGB	I_REF_DAC_RGB			ı
30	VDD_YCC	VDDA_YCC=2.5V			POWER
31	VSS_YCC	VSSA_YCC=GND			POWER
32	Y_OUT	Y_OUT	Y_OUT		0
33	C_OUT	C_OUT			0
34	CV_OUT	CV_OUT			0
35	V_REF_YCC	V_REF_DAC_YCC			ı
36	I_REF_YCC	I_REF_DAC_YCC			I
37	VDD2_5	2.5V POWER SUPPLY			POWER
38	VSS	GROUND			POWER
39	PIO4[0]	PIO4[0]	YC[0]		I/O
40	PIO4[1]	PIO4[1]	YC[1]		I/O
41	PIO4[2]	PIO4[2]	YC[2]		I/O
42	PIO4[3]	PIO4[3]	YC[3]		1/0
43	PIO4[4]	PIO4[4]	YC[4]		I/O
44	PIO4[5]	PIO4[5]	YC[5]		1/0
45	PIO4[6]	PIO4[6]	YC[6]		I/O
46	PIO4[7]	PIO4[7]	YC[7]		I/O
47	VDD3_3	3.3 V POWER SUPPLY			POWER
48	VDD_PCM	VDD FREQ SYNTH=2.5V			POWER
49	VSS_PCM	VSS FREQ SYNTH=GND			POWER
50	VSS	GROUND			POWER
51	DAC_SCLK	SAMPLING CLK		EXT_AUD_CLK	0
52	DAC_PCMOUT0	PCM_OUT0		EXT_AUD_DATA	0
Bottom si	de				
53	DAC_PCMOUT1	PCM_OUT1	EXT_AUD_REQ		1/0
54	DAC_PCMOUT2	PCM_OUT2			0
55	DAC_PCMCLK	PCM_CLOCK			I/O
56	DAC_LRCLK	LEFT/RIGHT CLK		EXT_AUD_WCLK	0
57	SPDIF_OUT	SPDIF_OUT			0
58	SMI_ADR[4]	Adress bus SDRAM			0
59	SMI_ADR[5]	Adress bus SDRAM			0
60	SMI_ADR[6]	Adress bus SDRAM			0
31	SMI_ADR[7]	Adress bus SDRAM			0
52	SMI_ADR[8]	Adress bus SDRAM			0
63	SMI_ADR[9]	Adress bus SDRAM			0
64	VDD2_5	2.5V POWER SUPPLY	1 444		POWER
35	VSS	GROUND		-	POWER
66	SMI_ADR[3]	Adress bus SDRAM			0
67	SMI_ADR[2]	Adress bus SDRAM			0

Table 2 Pins sorted by number

STi5508

2 Pin data

Din Nº	Din name	Main function	Alternate funct	ion	Die fra
Pin N°	Pin name	Main function	Input	Output	Dir func.
68	SMI_ADR[1]	Adress bus SDRAM			0
69	SMI_ADR[0]	Adress bus SDRAM			0
70	SMI_ADR[10]	Adress bus SDRAM			0
71	SMI_ADR[11]	Adress bus SDRAM			0
72	SMI_ADR[12]	Adress bus SDRAM			0
73	SMI_ADR[13]	[13] Adress bus SDRAM			0
74	SMI_CS[0]	Chip select bank 0			0
75	SMI_CS[1]	Chip select bank 1			0
76	SMI_RAS	RAS SDRAM			0
77	SMI_CAS	CAS SDRAM			0
78	SMI_WE	SDRAM write enable			0
79	SMI_DQML	DQ MASK EN LOW			0
80	SMI_DQMU	DQ MASK EN UP			0
81	VDD3_3	3.3 V POWER SUPPLY	-		POWER
82	SMI_CLKIN	SDRAM CLOCK IN	SDRAM CLOCK IN		1
83	VSS	GROUND		and the second s	POWER
84	SMI_DATA[0]	Data bus SDRAM	Data bus SDRAM		1/0
85	SMI_DATA[1]	Data bus SDRAM			1/0
86	SMI_DATA[2]	Data bus SDRAM			1/0
87	SMI_DATA[3]	Data bus SDRAM			I/O
88	SMI_DATA[4]	Data bus SDRAM		-	1/0
89	SMI_DATA[5]	Data bus SDRAM			1/0
90	SMI_DATA[6]	Data bus SDRAM			1/0
91	SMI_DATA[7]	Data bus SDRAM			1/0
92	SMI_DATA[8]	Data bus SDRAM			1/0
93	SMI_DATA[9]	Data bus SDRAM			1/0
94	VDD2_5	2.5V POWER SUPPLY			POWER
95	SMI_CLKOUT	SDRAM CLOCK OUT			0
96	vss	GROUND			POWER
97	SMI_DATA[10]	Data bus SDRAM			I/O
98	SMI_DATA[11]	Data bus SDRAM			1/0
99	SMI_DATA[12]	Data bus SDRAM			I/O
100	SMI_DATA[13]	Data bus SDRAM			1/0
101	SMI_DATA[14]	Data bus SDRAM			1/0
102	SMI_DATA[15]	Data bus SDRAM			1/0
103	ADC_SCLK	SAMPLING CLK			1/0
104	ADC_LRCLK	Left/Right Clock			1/0
				SDAV_DATA ²	
			Sday	dir / P1394_P_CLK ²	
Right side		1	Guav_	_uii / F 1004_1 _OLN	

Table 2 Pins sorted by number

DVDR990 /0X1

2 Pin data

STi5508

Pin N°	Pin name	Main function	Alternate function	Dir func.	
FIII IN	Pili liaine	Main function	Input	Output	Dir lunc.
105	ADC_DATA	DATA			ı
106	ADC_PCMCLK	PCM CLOCK			1/0
			OSC_IN	N_CLK ²	
107	VDD3_3	3.3 V POWER SUPPLY	_		POWER
108	VSS	GROUND			POWER
109	TRST ³	TEST RESET			ı
110	TMS	TEST MODE SELECT			1
111	TDO	TEST DATA OUT			0
112	TDI	TEST DATA IN			ı
113	тск	TEST CLOCK			ı
114	PWM2	Pulse Width Modul 2	VSYNC		0
115	PWM1	Pulse Width Modul 1	BOOT_FROM_ROM4		1/0
116	PWM0	Pulse Width Modul 0	HSYNC	A graduations	0
117	CPU_OE	OUTPUT ENABLE	-		1/0
118	CPU_RAM_CLK	SDRAM CLOCK			0
119	VDD2_5	2.5V POWER SUPPLY			POWER
120	PIX _CLK	27 MHz main clock			ı
121	vss	GROUND			POWER
122	VDD_PLL	VDD PLL=2.5V			POWER
123	VSS_PLL	GND PLL=GND			POWER
124	RESET	CHIP RESET			ı
125	IRQ[2]	IRQ[2] (MD_IRQ)			ı
126	IRQ[1]	IRQ[1] (ATAPI IRQ)			1
127	IRQ[0]	IRQ[0] (SERVO_IRQ)			ī
128	CPU_BE[0]	BYTE 0 ENABLE		DQM[0]	0
129	CPU_BE[1]	BYTE 1 ENABLE		DQM[1]	0
130	CPU_RW	READ-NOT WRITE		NOT_SDRAM_WE	0
131	CPU_WAIT	WAIT STATE			I
132	CPU_CE[3]	CHIP SEL. BANK 3		CS_SUB_BANK3	0
133	CPU_CE[2]	CHIP SEL. BANK 2			0
134	CPU_CE[1]	CHIP SEL. BANK 1			0
135	CPU_CE[0]	DRAM_RAS0		SDRAM_RAS	0
136	VDD3_3	3.3 V POWER SUPPLY			POWER
137	VSS	GROUND			POWER
138	CPU_RAS1	DRAM RAS	NOT_SDRAM_CS1		1/0
139	CPU_CAS0	DRAM CASO	SDRAM_CAS/ CPU_ADR[22]		0
140	CPU_CAS1	DRAM		NOT_SDRAM_CS0	0
141	CPU_DATA[0]	DATA[0]			I/O
142	CPU_DATA[1]	DATA[1]			1/0

Table 2 Pins sorted by number

STi5508

2 Pin data

Pin N°	Pin name	Main function	Alternate funct	ion	Dir func.
EIU M.	rin name	Main function	Input	Output	Dir tunc.
143	CPU_DATA[2]	DATA[2]			1/0
144	CPU_DATA[3]	DATA[3]			1/0
145	CPU_DATA[4]	DATA[4]	DATA[4]		I/O
146	CPU_DATA[5]	DATA[5]			1/0
147	CPU_DATA[6]	DATA[6]			1/0
148	CPU_DATA[7]	DATA[7]			1/0
149	VDD2_5	2.5V POWER SUPPLY			POWER
150	VSS	GROUND			POWER
151	CPU_DATA[8]	DATA[8]			1/0
152	CPU_DATA[9]	DATA[9]			1/0
153	CPU_DATA[10]	DATA[10]			I/O
154	CPU_DATA[11]	DATA[11]			1/0
155	CPU_DATA[12]	DATA[12]			1/0
156	CPU_DATA[13]	DATA[13]			1/0
Top side					
157	CPU_DATA[14]	DATA[14]			1/0
158	CPU_DATA[15]	DATA[15]			1/0
159	VDD3_3	3.3 V POWER SUPPLY			POWER
160	VSS	GROUND			POWER
161	CPU_ADR[1]	ADR[1]			0
162	CPU_ADR[2]	ADR[2]			0
163	CPU_ADR[3]	ADR[3]			0
164	CPU_ADR[4]	ADR[4]			0
165	CPU_ADR[5]	ADR[5]			0
166	CPU_ADR[6]	ADR[6]			0
167	CPU_ADR[7]	ADR[7]			0
168	CPU_ADR[8]	ADR[8]			0
169	CPU_ADR[9]	ADR[9]			0
170	CPU_ADR[10]	ADR[10]			0
171	VDD2_5	2.5V POWER SUPPLY			POWER
172	VSS	GROUND			POWER
173	CPU_ADR[11]	ADR[11]			0
174	CPU_ADR[12]	ADR[12]			0
175	CPU_ADR[13]	ADR[13]			0
176	CPU_ADR[14]	ADR[14]			0
177	CPU_ADR[15]	ADR[15]			0
178	CPU_ADR[16]	ADR[16]			0
179	CPU_ADR[17]	ADR[17]			0
180	CPU_ADR[18]	ADR[18]			0
181	CPU_ADR[19]	ADR[19]			0

Table 2 Pins sorted by number

DVDR990 /0X1

2 Pin data

STi5508

Pin N°	Din name	Main function	Alternate function	Dir func.		
PIN N	Pin name	Main function	Input	Output	Dir lunc.	
182	CPU_ADR[20]	ADR[20]			0	
183	CPU_ADR[21]	ADR[21]			0	
184	VDD3_3	3.3 V POWER SUPPLY			POWER	
185	VSS	GROUND			POWER	
186	PIO0[0]	PIO0[0]	UARTO_DATA (SCO_DATA)		I/O	
187	PIO0[1]	PIO0[1]		ATAPI_RD	1/0	
188	PIO0[2]	PIO0[2]	especies a la l	ATAPI_WR	1/0	
189	PIO0[3]	PIO0[3]		SC0_CLOCK	1/0	
190	PIO0[4]	PIO0[4]		SC0_RST	1/0	
191	PIO0[5]	PIO0[5]		SC0_CMD_VCC	1/0	
192	PIO0[6]	PIO0[6]		SC0_DATA_DIR	1/0	
193	PIO0[7]	PIO0[7]	SC0_DETECT		1/0	
194	PIO1[0]	PIO1[0]	SSC0_DATA	· · · · · · · · · · · · · · · · · · ·	1/0	
195	PIO1[1]	PIO1[1]	SSC0_CLOCK		1/0	
196	PIO1[2]	PIO1[2]	SC EXTERNAL CLOCK	PARA_DVALID	I/O	
197	PIO1[3]	PIO1[3]		UART2_TXD	1/0	
198	VDD2_5	2.5V POWER SUPPLY			POWER	
199	VSS	GROUND			POWER	
200	PIO1[4]	PIO1[4]	UART2_RXD		1/0	
201	PIO1[5]	PIO1[5]	PARA_SYNC	UART1_TXD	I/O	
202	TRIGGER_IN	TRIGGER_IN for DCU			1/0	
203	TRIGGER_OUT	TRIGGER_OUT for DCU			I/O	
204	PIO2[0]	PIO2[0]	UART3_DATA (SC1_DATA	4)	1/0	
205	PIO2[1]	PIO2[1]	UART1_RXD	MAFEIF_DOUT PARA_REQ	I/O	
206	PIO2[2]	PIO2[2]	PARA_STROBE	MAFEIF_HC1	1/0	
207	PIO2[3]	PIO2[3]		SC1_CLOCK	1/0	
208	PIO2[4]	PIO2[4]		SC1_RST	I/O	

- Table 2 Pins sorted by number

 1. FEI_CFG bits 8 and 9 must be programmed according to the required NRSS configuration.
- 2. Register LNK_SDAV_CONF bit 22 (SDE) must be set to 1 to validate the output path.
- 3. Tie low whenever JTAG is not used
- 4. BOOTFROMROM is active during reset.

64/32 Kbit Serial I2C Bus EEPROM

- Compatible with I²C Extended Addressing
- Two Wire I²C Serial Interface Supports 400 kHz Protocol
- Single Supply Voltage:
 - 4.5V to 5.5V for M24Cxx
 - 2.5V to 5.5V for M24Cxx-W
 - 1.8V to 3.6V for M24Cxx-R
- Hardware Write Control
- BYTE and PAGE WRITE (up to 32 Bytes)
- RANDOM and SEQUENTIAL READ Modes
- Self-Timed Programming Cycle
- Automatic Address Incrementing
- Enhanced ESD/Latch-Up Behavior
- 1 Million Erase/Write Cycles (minimum)
- 40 Year Data Retention (minimum)

DESCRIPTION

These I²C-compatible electrically erasable programmable memory (EEPROM) devices are organized as 8192x8 bits (M24C64) and 4096x8 bits (M24C32), and operate down to 2.5 V (for the -W version of each device), and down to 1.8 V (for the -R version of each device).

The M24C64 and M24C32 are available in Plastic Dual-in-Line, Plastic Small Outline and Thin Shrink Small Outline packages.

Table 1. Signal Names

E0, E1, E2	Chip Enable Inputs
SDA	Serial Data/Address Input/ Output
SCL	Serial Clock
WC	Write Control
Vcc	Supply Voltage
V _{SS}	Ground






Figure 1. Logic Diagram




M24C64, M24C32

Figure 2A. DIP Connections




DVDR990 /0X1

Figure 2C. TSSOP Connections



Note: 1. NC = Not Connected

Figure 2B. SO Connections



These memory devices are compatible with the I²C extended memory standard. This is a two wire serial interface that uses a bi-directional data bus and serial clock. The memory carries a built-in 4bit unique Device Type Identifier code (1010) in accordance with the I²C bus definition.

The memory behaves as a slave device in the I²C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a START condition, generated by the bus master. The START condition is followed by a Device Select Code and RW bit (as described in Table 3), terminated by an acknowledge bit.

When writing data to the memory, the memory inserts an acknowledge bit during the 9th bit time, following the bus master's 8-bit transmission.

Table 2. Absolute Maximum Ratings 1

Symbol	Parameter	Value	Unit	
TA	Ambient Operating Temperature		-40 to 125	°C
T _{STG}	Storage Temperature		-65 to 150	°C
T _{LEAD} Lead Temperature during Soldering SO8: 40 sec		PSDIP8: 10 sec SO8: 40 sec TSSOP14: t.b.c.	260 215 t.b.c.	°C
V _{IO}	Input or Output range		-0.6 to 6.5	V
Vcc	Supply Voltage		-0.3 to 6.5	V
V _{ESD}	/ESD Electrostatic Discharge Voltage (Human Body model) ²		4000	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the ST SURE Program and other relevant quality documents.

2. MIL-STD-883C, 3015.7 (100 pF, 1500 Ω)



M29W160DT M29W160DB


16 Mbit (2Mb x8 or 1Mb x16, Boot Block) 3V Supply Flash Memory

PRELIMINARY DATA

FEATURES SUMMARY

- SINGLE 2.7 to 3.6V SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS
- ACCESS TIME: 70ns
- **PROGRAMMING TIME**
 - 10µs per Byte/Word typical
- 35 MEMORY BLOCKS
 - 1 Boot Block (Top or Bottom Location)
 - 2 Parameter and 32 Main Blocks
- PROGRAM/ERASE CONTROLLER
 - Embedded Program and Erase algorithms
- ERASE SUSPEND and RESUME MODES
 - Read and Program another Block during Erase Suspend
- UNLOCK BYPASS PROGRAM COMMAND
 - Faster Production/Batch Programming
- TEMPORARY BLOCK UNPROTECTION MODE
- SECURITY MEMORY BLOCK
- LOW POWER CONSUMPTION
 - Standby and Automatic Standby
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- **ELECTRONIC SIGNATURE**
 - Manufacturer Code: 0020h
 - Top Device Code M29W160DT: 22C4h
 - Bottom Device Code M29W160DB: 2249h





M29W160DT, M29W160DB

SUMMARY DESCRIPTION

The M29W160D is a 16 Mbit (2Mb x8 or 1Mb x16) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (2.7 to 3.6V) supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM.

DVDR990 /0X1

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents.

The end of a program or erase operation can be detected and any error conditions identified. The


command set required to control the memory is consistent with JEDEC standards.

The blocks in the memory are asymmetrically arranged, see Tables 2 and 3, Block Addresses. The first or last 64 Kbytes have been divided into four additional blocks. The 16 Kbyte Boot Block can be used for small initialization code to start the microprocessor, the two 8 Kbyte Parameter Blocks can be used for parameter storage and the remaining 32K is a small Main Block where the application may be stored.

Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

The memory is offered in TSOP48 (12 x 20mm), SO44 and LFBGA48 (0.8mm pitch) packages and it is supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram



Note: RB not available on SO44 package.

Table 1. Signal Names

A0-A19	Address Inputs	
DQ0-DQ7	Data Inputs/Outputs	
DQ8-DQ14	Data Inputs/Outputs	
DQ15A-1	Data Input/Output or Address Input	
Ē	Chip Enable	
G	Output Enable	
₩	Write Enable	
RP	Reset/Block Temporary Unprotect	
RB	Ready/Busy Output (Not available on SO44 package)	
BYTE	Byte/Word Organization Select	
V _{CC}	Supply Voltage	
V _{SS}	Ground	
NC	Not Connected Internally	
DU	Don't Use as internally connected	

M29W160DT, M29W160DB

Figure 3. TSOP Connections





Figure 4. SO Connections



IC7403: SAA6752H (EMPRESS)

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

FEATURES

1.1 Video input and preprocessing

• Digital YUV input according to "ITU-R BT.656" (8 bits at 27 MHz) and "ITU-R BT.601"

DVDR990 /0X1

- Support of enhanced "ITU-R BT.656" input format containing decoded VBI data readable via I2C-bus; Closed Caption (CC), Wide Screen Signalling (WSS) and copyright information [Copy Generation Management System (CGMS)]
- Processing of non broadcast video signals from analog VCR according to IEC 756
- Two video clock input pins for switching two digital video
- "ITU-R BT.601" format conversion to 1/2D1, 2/3D1 and Standard Interchange Format (SIF)
- 4:2:2 to 4:2:0 colour format conversion
- · Decimation filtering for all format conversions
- Adaptive median filter and motion compensated filter for input noise reduction.

1.2 Video compression

- Real time MPEG-2 encoding compliant to Main Profile at Main Level (MP@ML) for 625 and 525 interlaced line svstems
- Supported resolutions: D1, 2/3D1, 1/2D1 and SIF
- . IPB frame, IP frame and I frame only encoding supported at all modes
- Supported bit rates: up to 25 Mbit/s I-only encoding; up to 15 Mbit/s IP-only or IBP encoding.
- Variable video bit rate mode for constant picture quality and constant bit rate mode to gain optimum picture quality from a fixed channel transfer rate
- · Access to bit rate control parameters whilst encoding to support external real-time control algorithms (e.g. constrained variable bit rate control)
- · Programmable Group Of Pictures (GOP) structure
- · Innovative motion estimation with wide search range
- Adaptive quantization
- · Motion compensated noise filter.

1.3 **Audio input**

- Audio inputs: I²S format or EIAJ format (16, 18 or 20 bits), master or slave mode at 32, 44.1 and 48 kHz
- Two digital I²S input ports for selection between two digital audio sources



- Audio clock generation: 256/384 × f_s (48 kHz) locked to video frame rate (if video is present)
- · Sample rate conversion to 48 kHz (locked to video frame rate) for slave mode operation in all modes except Digital Versatile Disc (DVD) compliant bypass.

1.4 **Audio compression**

- Dolby®⁽¹⁾ Digital Consumer Encoding (DDCE) also known as AC-3(2) 2 channel audio encoding at 256 kbit/s or 384 kbit/s (only for SAA6752HS/01)
- . MPEG-1 layer 2 audio encoding at 256 kbit/s or 384 kbit/s
- Input data bypass for Linear Pulse Code Modulation (LPCM) and compressed audio data [MPEG-1, MPEG-2, Dolby® Digital (DD) and Digital Theatre System (DTS)] according to IEC 61937
- Preamble Pc, Preamble Pd and bit stream information captured for identification of modes during bypass of compressed audio data for MPEG-1, MPEG-2, DD and DTS according to IEC 61937
- Audio mute via l²C-bus control for all modes except DVD-compliant bypass.

1.5 Stream multiplexer

- · Multiplexing of video and audio streams according to the MPEG-2 systems standard ("ISO 13818-1")
- Generation and output of MPEG-2 Transport Streams (TS), MPEG-2 Program Streams (PS), Packetized Elementary Streams (PES) and Elementary Streams (ES) compliant to the DVD, D-VHS and DVB standards
- MPEG time stamp (PTS/DTS/SCR/PCR) generation and insertion (synchronization)
- Insertion of metadata
- · Optional generation of empty time slots for subsequent insertion of application specific data packets
- · Optional insertion of user data in the GOP header and in the picture header.
- (1) Dolby is a registered trademark of Dolby Laboratories Licensing Corporation.
- (2) AC-3 is a registered trademark of Dolby Laboratories Licensing Corporation.

SAA6752HS

1.6 Output interface

- · Parallel interface 8-bit master/slave output
- · 3-state output port
- Glueless interfacing with IEEE 1394 chip sets (for example, PDI 1394 L11)
- Data Expansion Bus Interface (DEBI) interface.

1.7 Control domain

- All control done via I²C-bus
- I²C-bus slave transceiver up to 400 kHz
- 12C-bus slave address select pin
- · Host interrupt flag pin.

1.8 Other features

- Single external clock or single crystal 27 MHz
- Separate 27 MHz system clock output
- Interface voltage 3.3 V
- · TTL compatible digital outputs
- Power supply voltage 3.3 and 2.5 V
- Boundary Scan Test (BST) supported
- · Power-down mode
- Single SDRAM system memory (16 Mbit@16 bit or 64 Mbit@16 bit).

2 GENERAL DESCRIPTION

2.1 General

Philips Semiconductors' second generation real time MPEG-2 encoder, the SAA6752HS, is a highly integrated single chip audio and video encoding solution with very flexible multiplexing functionality. With our expertise in two critical areas for consumer video encoding, noise filtering and motion estimation, we have pushed the boundaries for video quality even further, providing enhanced quality for low bit rates and enabling increased recording times for a given storage capacity. The SAA6752HS will also enable a key driver for new consumer digital recording applications; system cost reduction. By integrating all audio encoding and multiplexing functionality we will be moving from a three chip to a one chip system, with cost efficient design and process technology, thus providing a truly low cost, high quality encoding system.

The SAA6752HS/02 is intended for customers whose application does not require the DDCE function.

The SAA6752HS gives significant advantages to customers developing digital recording applications:

- Fast time-to-market and low development resources: By adding a simple external video input processor IC, audio analog-to-digital converter, and an external SDRAM, analog video and audio sources are compressed into high quality MPEG-2 video and MPEG-1 layer 2 or AC-3 audio streams, multiplexed into a single program or transport stream for simple connection to various storage media or broadcast media. Hence, making design effort for our customers a minimum, as well as removing the need for in-depth experience in MPEG encoding.
- Low system host resources: All video and audio encoding algorithms and software are run on an internal MIPS®⁽¹⁾ processor. The SAA6752HS only requires small amount of communication from system host processor to set up and control required encoding parameters via I²C-bus.

2.2 Application ?elds

2.2.1 DVD BASED OPTICAL DISC RECORDERS (DVD+RW, DVD-RW, DVD-RAM)

Emerging optical disc based recording systems target to replace the existing consumer recording (VCR) and playback (DVD and VCD) products. The first generation recordable DVD based products will want to maximise recording times for the 4.7 Gbyte storage capacity. For these systems the SAA6752HS is critical, with its superior noise filtering and motion estimation, in enabling high quality at low bit rates.

Playback compatibility with existing DVD decoding solutions will also be important, which is why the SAA6752HS provides Dolby® digital consume r (AC-3) audio encoding to allow playback through existing players implementing DDCE (AC-3) decoding dominant in current DVD platforms.

The DVD stream is based on MPEG Program Stream (PS). The SAA6752HS directly outputs MPEG PS compliant to the DVD standard.

(1) MIPS is a registered trademark of MIPS Technologies.

SAA6752HS

2.2.2 HDD BASED TIME SHIFT RECORDING

DVDR990/0X1

Hard Disc Drive (HDD) based time-shift systems enable Personalized TV (PTV) functionality, providing consumers with new powers of control over what and when to watch broadcast content. With the audio and video content recorded digitally, identification, search and retrieval becomes a 'no brainer' task as compared to traditional VCR functionality. Combine this with electronic program guides and intelligent control, and the PTV can also analyse the viewers watching habits to search for programs likely to be of interest and automatically recorded in anticipation of the viewers preferences.

Since HDD recorders are closed systems, the recording format stream can be proprietary. SAA6752HS flexible multiplexing formats, support a number of recording stream formats for HDD including MPEG Transport Stream (TS) or MPEG Packetized Elementary Stream (PES).

2.2.3 DIGITAL VCR (DVHS) RECORDING

A DVHS player records streams based on MPEG Transport Streams (TS) packed in logical tape tracks. The SAA6752HS output streams are compliant with DVHS standard requirements.

VIDEO EDITING/TRANSMISSION/SURVEILLANCE/ 2.2.4 CONFERENCING

The SAA6752HS can operate as a stand-alone device in all above applications. The SAA6752HS' full features and flexibility allows customers to tailor functionality and performance to specific application requirements. All required control settings such as GOP size and bit rate modes can be selected via I2C-bus.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DDP}	digital supply voltage (pad cells)	3.0	3.3	3.6	V
V_{DDCO}	digital supply voltage (core)	2.3	2.5	2.7	V
V_{DDA}	analog supply voltage (oscillator and PLL)	2.3	2.5	2.7	٧
I _{DD(tot)}	analog + digital supply current	407	453	525	mA
P _{tot}	total power dissipation	1.2	1.4	1.9	W
f _{DCXO}	quartz frequency (digital controlled tuning)	$27 \times (1 - 200 \times 10^{-6})$	27	$27 \times (1 + 200 \times 10^{-6})$	MHz
f _{SDRAM}	SDRAM clock frequency	-	108	_	MHz
f _{SCL}	I ² C-bus input clock frequency	100	-	400	kHz
В	output bit-rate	1.5	_	25	Mbit/s
V _{IH}	HIGH-level digital input voltage	1.7	-	3.6	V
V _{IL}	LOW-level digital input voltage	-0.5	_	+0.7	V
V _{OH}	HIGH-level digital output voltage	V _{DDP} - 0.4	_	V _{DDP}	V
V _{OL}	LOW-level digital output voltage	0	-	0.4	V
T _{amb}	ambient temperature	0	_	70	°C

ORDERING INFORMATION


TYPE NUMBER		PACKAGE				
I I PE NOWBER	NAME	DESCRIPTION	VERSION			
SAA6752HS/01 ⁽¹⁾	SQFP208	plastic shrink quad ?at package; 208 leads (lead length 1.3 mm);	SOT316-1			
SAA6752HS/02 ⁽²⁾		body $28 \times 28 \times 3.4$ mm; high stand-off height				

Notes

- MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer.
- 2. MPEG-2 video and MPEG-audio encoder with multiplexer, but without AC-3 audio encoder.

2001 Aug 01

5 BLOCK DIAGRAM



SAA6752HS

6 PINNING

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
V _{SSP}	1	ground	-	pad ground
SDATA1	2	input	-	I ² S-bus serial data input port 1 with internal pull-down resistor
SCLK1	3	input/output	4	I ² S-bus serial clock port 1 with internal pull-down resistor
SWS1	4	input/output	4	I ² S-bus word select port 1 with internal pull-down resistor
V_{DDP}	5	supply	-	pad ring supply voltage (3.3 V)
SDATA2	6	input/output	4	I ² S-bus serial data port 2 with internal pull-down resistor
SCLK2	7	input/output	4	I ² S-bus serial clock port 2 with internal pull-down resistor
SWS2	8	input/output	4	I ² S-bus word select port 2 with internal pull-down resistor
ACLK	9	output	4	audio clock output (256 \times f _s or 384 \times f _s)
V _{SSP}	10	ground	-	pad ground
IDQ	11	input	_	reserved (recommended connect to pin $V_{\mbox{\footnotesize SSP}}$) with internal pull-down resistor
YUV0	12	input	-	video input signal bit 0 (LSB)
YUV1	13	input	-	video input signal bit 1
YUV2	14	input	-	video input signal bit 2
YUV3	15	input	-	video input signal bit 3
YUV4	16	input	-	video input signal bit 4
YUV5	17	input	-	video input signal bit 5
YUV6	18	input	-	video input signal bit 6
YUV7	19	input	-	video input signal bit 7 (MSB)
V _{SSP}	20	ground	_	pad ground
HSYNC	21	input	-	horizontal sync input (video) with internal pull-down resistor
VSYNC	22	input	_	vertical sync input (video) with internal pull-down resistor
FID	23	input	-	video ?eld identi?cation input (odd/even ?eld) with internal pull-down resistor
VCLK1	24	input	-	video clock input 1 (27 MHz) with internal pull-down resistor
V _{SSCO}	25	ground	-	core ground
V _{SSCO}	26	ground	-	core ground
V _{DDCO}	27	supply	-	core supply voltage (2.5 V)
V _{DDCO}	28	supply	-	core supply voltage (2.5 V)
V _{DDP}	29	supply	-	pad ring supply voltage (3.3 V)
VCLK2	30	input	-	video clock input 2 (27 MHz) with internal pull-down resistor
PDOAV	31	3-state output	4	parallel stream data output for audio/video identi?er
PDIDS	32	input	-	parallel stream data input for data strobe (request for packet in Data Expansion Bus Interface (DEBI) slave mode) with internal pull-up resistor
PDOSYNC	33	3-state output	4	parallel stream data output for packet sync
V_{SSP}	34	ground	-	pad ground
PDOVAL	35	3-state output	4	parallel stream data valid output with internal pull-up resistor
PDO0	36	3-state output	4	parallel stream data output bit 0 (LSB)

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
PDO1	37	3-state output	4	parallel stream data output bit 1
PDO2	38	3-state output	4	parallel stream data output bit 2
V _{DDP}	39	supply	-	pad ring supply voltage (3.3 V)
PDO3	40	3-state output	4	parallel stream data output bit 3
PDO4	41	3-state output	4	parallel stream data output bit 4
PDO5	42	3-state output	4	parallel stream data output bit 5
PDO6	43	3-state output	4	parallel stream data output bit 6
V _{SSP}	44	ground	_	pad ground
PDO7	45	3-state output	4	parallel stream data output bit 7 (MSB)
PDIOCLK	46	input/output	4	parallel stream clock input/output
I2CADDRSEL	47	input	-	I ² C-bus address select input with internal pull-up resistor
SD_DQ15	48	input/output	8	SDRAM data input/output bit 15 (MSB)
$V_{\rm DDP}$	49	supply	-	pad ring supply voltage (3.3 V)
SD_DQ0	50	input/output	8	SDRAM data input/output bit 0 (LSB)
SD_DQ14	51	input/output	8	SDRAM data input/output bit 14
SD_DQ1	52	input/output	8	SDRAM data input/output bit 1
V _{SSP}	53	ground	-	pad ground
SD_DQ13	54	input/output	8	SDRAM data input/output bit 13
SD_DQ2	55	input/output	8	SDRAM data input/output bit 2
SD_DQ12	56	input/output	8	SDRAM data input/output bit 12
$V_{\rm DDP}$	57	supply	-	pad ring supply voltage (3.3 V)
SD_DQ3	58	input/output	8	SDRAM data input/output bit 3
SD_DQ11	59	input/output	8	SDRAM data input/output bit 11
SD_DQ4	60	input/output	8	SDRAM data input/output bit 4
SD_DQ10	61	input/output	8	SDRAM data input/output bit 10
V _{SSP}	62	ground	-	pad ground
SD_DQ5	63	input/output	8	SDRAM data input/output bit 5
SD_DQ9	64	input/output	8	SDRAM data input/output bit 9
SD_DQ6	65	input/output	8	SDRAM data input/output bit 6
SD_DQ8	66	input/output	8	SDRAM data input/output bit 8
V _{DDP}	67	supply	-	pad ring supply voltage (3.3 V)
SD_DQ7	68	input/output	8	SDRAM data input/output bit 7
SD_DQM1	69	output	8	SDRAM data mask enable output bit 1
SD_DQM0	70	output	8	SDRAM data mask enable output bit 0 (LSB)
SD_WE	71	output	8	SDRAM write enable output (active LOW)
V _{SSP}	72	ground	-	pad ground
SD_CAS	73	output	8	SDRAM column address strobe output (active LOW)
SD_CLK	74	output	8	SDRAM clock output
SD_RAS	75	output	8	SDRAM row address strobe output (active LOW)
SD_CKE	76	output	8	SDRAM clock enable output

2001 Aug 01

8

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
V _{SSCO}	77	ground	-	core ground
V _{SSCO}	78	ground	_	core and substrate ground
V_{DDCO}	79	supply	_	core supply voltage (2.5 V)
V _{DDCO}	80	supply	_	core supply voltage (2.5 V)
V_{DDP}	81	supply	_	pad ring supply voltage (3.3 V)
SD_CS	82	output	8	SDRAM chip select output (active LOW)
SD_A13	83	output	8	SDRAM address output bit 13 (bank selection for 64 Mbit)
SD_A9	84	output	8	SDRAM address output bit 9
SD_A8	85	output	8	SDRAM address output bit 8
V _{SSP}	86	ground	_	pad ground
SD_A11	87	output	8	SDRAM address output bit 11 (bank selection for 16 Mbit)
SD_A7	88	output	8	SDRAM address output bit 7
SD_A12	89	output	8	SDRAM address output bit 12 (bank selection for 64 Mbit)
SD_A6	90	output	8	SDRAM address output bit 6
V _{DDP}	91	supply	-	pad ring supply voltage (3.3 V)
SD_A10	92	output	8	SDRAM address output bit 10
SD_A5	93	output	8	SDRAM address output bit 5
SD_A0	94	output	8	SDRAM address output bit 0 (LSB)
SD_A4	95	output	8	SDRAM address output bit 4
V _{SSP}	96	ground	-	pad ground
SD_A1	97	output	8	SDRAM address output bit 1
SD_A3	98	output	8	SDRAM address output bit 3
SD_A2	99	output	8	SDRAM address output bit 2
SD_DQM3	100	output	8	reserved (do not connect)
V _{DDP}	101	supply	-	pad ring supply voltage (3.3 V)
SD_DQM2	102	output	8	reserved (do not connect)
SD_DQ31	103	input/output	8	reserved (do not connect)
SD_DQ16	104	input/output	8	reserved (do not connect)
V _{SSP}	105	ground	-	pad ground
SD_DQ30	106	input/output	8	reserved (do not connect)
SD_DQ17	107	input/output	8	reserved (do not connect)
SD_DQ29	108	input/output	8	reserved (do not connect)
V _{DDP}	109	supply	_	pad ring supply voltage (3.3 V)
SD_DQ18	110	input/output	8	reserved (do not connect)
SD_DQ28	111	input/output	8	reserved (do not connect)
SD_DQ19	112	input/output	8	reserved (do not connect)
SD_DQ27	113	input/output	8	reserved (do not connect)
V _{SSP}	114	ground	_	pad ground
SD_DQ20	115	input/output	-8	reserved (do not connect)
SD_DQ26	116	input/output	8	reserved (do not connect)

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
V _{SSCO}	77	ground	-	core ground
V _{SSCO}	78	ground	-	core and substrate ground
V _{DDCO}	79	supply	_	core supply voltage (2.5 V)
V _{DDCO}	80	supply	_	core supply voltage (2.5 V)
V _{DDP}	81	supply	-	pad ring supply voltage (3.3 V)
SD_CS	82	output	8	SDRAM chip select output (active LOW)
SD_A13	83	output	8	SDRAM address output bit 13 (bank selection for 64 Mbit)
SD_A9	84	output	8	SDRAM address output bit 9
SD_A8	85	output	8	SDRAM address output bit 8
V _{SSP}	86	ground	-	pad ground
SD_A11	87	output	8	SDRAM address output bit 11 (bank selection for 16 Mbit)
SD_A7	88	output	8	SDRAM address output bit 7
SD_A12	89	output	8	SDRAM address output bit 12 (bank selection for 64 Mbit)
SD_A6	90	output	8	SDRAM address output bit 6
$V_{\rm DDP}$	91	supply	-	pad ring supply voltage (3.3 V)
SD_A10	92	output	8	SDRAM address output bit 10
SD_A5	93	output	8	SDRAM address output bit 5
SD_A0	94	output	8	SDRAM address output bit 0 (LSB)
SD_A4	95	output	8	SDRAM address output bit 4
V _{SSP}	96	ground	_	pad ground
SD_A1	97	output	8	SDRAM address output bit 1
SD_A3	98	output	8	SDRAM address output bit 3
SD_A2	99	output	8	SDRAM address output bit 2
SD_DQM3	100	output	8	reserved (do not connect)
$V_{\rm DDP}$	101	supply	_	pad ring supply voltage (3.3 V)
SD_DQM2	102	output	8	reserved (do not connect)
SD_DQ31	103	input/output	8	reserved (do not connect)
SD_DQ16	104	input/output	8	reserved (do not connect)
V _{SSP}	105	ground	-	pad ground
SD_DQ30	106	input/output	8	reserved (do not connect)
SD_DQ17	107	input/output	8	reserved (do not connect)
SD_DQ29	108	input/output	8	reserved (do not connect)
$V_{\rm DDP}$	109	supply	-	pad ring supply voltage (3.3 V)
SD_DQ18	110	input/output	8	reserved (do not connect)
SD_DQ28	111	input/output	8	reserved (do not connect)
SD_DQ19	112	input/output	8	reserved (do not connect)
SD_DQ27	113	input/output	8	reserved (do not connect)
V _{SSP}	114	ground	_	pad ground
SD_DQ20	115	input/output	8	reserved (do not connect)
30 0020				

2001 Aug 01 9

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT(1)	I _{max} (mA)	DESCRIPTION
SD_DQ21	117	input/output	8	reserved (do not connect)
SD_DQ25	118	input/output	8	reserved (do not connect)
V _{DDP}	119	supply	_	pad ring supply voltage (3.3 V)
SD_DQ22	120	input/output	8	reserved (do not connect)
SD_DQ24	121	input/output	8	reserved (do not connect)
SD_DQ23	122	input/output	8	reserved (do not connect)
EXTCLK	123	input	-	27 MHz external clock input with internal pull-up resistor
V _{SSP}	124	ground	_	pad ground
V _{SSA}	125	ground		oscillator analog ground
XTALI	126	analog input	_	crystal oscillator input (27 MHz); note 2
XTALO	127	analog output	-	crystal oscillator output (27 MHz)
V_{DDA}	128	supply	-	oscillator analog supply voltage (2.5 V)
V _{SSCO}	129	ground	_	core ground
V _{SSCO}	130	ground	-	core ground
V _{DDCO}	131	supply	_	core supply voltage (2.5 V)
V _{DDCO}	132	supply	-	core supply voltage (2.5 V)
V _{DDP}	133	supply	-	pad ring supply voltage (3.3 V)
TDI	134	input	-	boundary scan test data input; pin must ?oat or set to HIGH during normal operating; with internal pull-up resistor; note 3
TMS	135	input	-	boundary scan test mode select; pin must ?oat or set to HIGH during normal operating; with internal pull-up resistor; note 3
TCK	136	input		boundary scan test clock; pin must be set to LOW during normal operating; with internal pull-up resistor; note 3
TDO	137	3-state output	4	boundary scan test data output; pin not active during normal operating; with 3-state output; note 3
V _{SSP}	138	ground	-	pad ground
TRST	139	input	-	test reset input (active LOW), for boundary scan test (with internal pull-up); notes 3 and 4
CLKOUT	140	output	4	27 MHz system clock output
TEST0	141	input/output	4	reserved (do not connect)
TEST1	142	input/output	4	reserved (do not connect)
V _{DDP}	143	supply	-	pad ring supply voltage (3.3 V)
TEST2	144	input/output	4	reserved (do not connect)
SDA	145	input/open-drain output	_	serial data input/output (I ² C-bus)
SCL	146	input/open-drain output	-	serial clock input/output (I ² C-bus)
RESET	147	input	-	reset input (active LOW); with internal pull-up resistor
V _{SSP}	148	ground	-	pad ground
RTS	149	output	4	reserved (do not connect); Universal Asynchronous Receiver/Transmitter (UART) request to send output (active LOW)

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
CTS	150	input	-	reserved (recommended connect to pin V_{DDP}); UART clear to send input; external static memory select input (active LOW); with internal pull-up resistor
RXD	151	input	-	reserved (recommended connect to pin V _{DDP}); UART receive data; internal boot select input; with internal pull-up resistor
TXD	152	output	4	reserved (do not connect); UART transmit data
V _{DDP}	153	supply	-	pad ring supply voltage (3.3 V)
SM_LB	154	input/output	4	reserved (do not connect)
SM_UB	155	input/output	4	reserved (do not connect)
H_IRF	156	3-state output	4	host interrupt ?ag output; with internal pull-up resistor
V _{SSP}	157	ground	_	pad ground
SM_OE	158	output	4	reserved (do not connect), static memory output enable output (active LOW)
SM_A9	159	output	4	reserved (do not connect), static memory address output bit 9
SM_A10	160	output	4	reserved (do not connect), static memory address output bit 10
V_{DDP}	161	supply	-	pad ring supply voltage (3.3 V)
SM_A8	162	output	4	reserved (do not connect), static memory address output bit 8
SM_A11	163	output	4	reserved (do not connect), static memory address output bit 11
SM_A7	164	output	4	reserved (do not connect), static memory address output bit 7
SM_A12	165	output	4	reserved (do not connect), static memory address output bit 12
V _{SSP}	166	ground	-	pad ground
SM_A6	167	output	4	reserved (do not connect), static memory address output bit 6
SM_A13	168	output	4	reserved (do not connect), static memory address output bit 13
SM_A5	169	output	4	reserved (do not connect), static memory address output bit 5
SM_A14	170	output	4	reserved (do not connect), static memory address output bit 14
V _{DDP}	171	supply	-	pad ring supply voltage (3.3 V)
SM_WE	172	output	4	reserved (do not connect), static memory write enable output (active LOW)
SM_D7	173	input/output	4	reserved (do not connect), static memory data input/output bit 7 with internal pull-down resistor
SM_D8	174	input/output	4	reserved (do not connect), static memory data input/output bit 8 with internal pull-down resistor
SM_D6	175	input/output	4	reserved (do not connect), static memory data input/output bit 6 with internal pull-down resistor
V _{SSP}	176	ground	-	pad ground
SM_D9	177	input/output	4	reserved (do not connect), static memory data input/output bit 9 with internal pull-down resistor
SM_D5	178	input/output	4	reserved (do not connect), static memory data input/output bit 5 with internal pull-down resistor
SM_D10	179	input/output	4	reserved (do not connect), static memory data input/output bit 10 with internal pull-down resistor

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

DVDR990 /0X1

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT ^(†)	I _{max} (mA)	DESCRIPTION
SM_D4	180	input/output	4	reserved (do not connect), static memory data input/output bit 4 with internal pull-down resistor
V _{SSCO}	181	ground	-	internal pre-driver and substrate ground
V _{SSCO}	182	ground	round – core ground	
V_{DDCO}	183	supply	_	core supply voltage (2.5 V)
V _{DDCO}	184	supply	-	internal pre-driver supply voltage (2.5 V)
V _{DDP}	185	supply	-	pad ring supply voltage (3.3 V)
SM_D11	186	input/output	4	reserved (do not connect), static memory data input/output bit 11 with internal pull-down resistor
SM_D3	187	input/output	4	reserved (do not connect), static memory data input/output bit 3 with internal pull-down resistor
SM_D12	188	input/output	4	reserved (do not connect), static memory data input/output bit 12 with internal pull-down resistor
SM_D2	189	input/output	4	reserved (do not connect), static memory data input/output bit 2 with internal pull-down resistor
V _{SSP}	190	ground	_	pad ground
SM_D13	191	input/output	4	reserved (do not connect), static memory data input/output bit 13 with internal pull-down resistor
SM_D1	192	input/output	4	reserved (do not connect), static memory data input/output bit 1 with internal pull-down resistor
SM_D14	193	input/output	4	reserved (do not connect), static memory data input/output bit 14 with internal pull-down resistor
SM_D0	194	input/output	4	reserved (do not connect), static memory data input/output bit 0 (LSB) with internal pull-down resistor
V _{DDP}	195	supply	-	pad ring supply voltage (3.3 V)
SM_D15	196	input/output	4	reserved (do not connect), static memory data input/output bit 15 (MSB) with internal pull-down resistor
SM_CS3	197	output	4	reserved (do not connect), static memory chip select output for external ROM or RAM (active LOW)
SM_A4	198	output	4	reserved (do not connect), static memory address output bit4
SM_A3	199	output	4	reserved (do not connect), static memory address output bit3
V _{SSP}	200	ground	_	pad ground
SM_A2	201	output	4	reserved (do not connect), static memory address output bit2
SM_A15	202	output	4	reserved (do not connect), static memory address output bit 15
SM_A1	203	output	4	reserved (do not connect), static memory address output bit1
SM_A16	204	output	4	reserved (do not connect), static memory address output bit 6
V _{DDP}	205	supply	-	pad ring supply voltage (3.3 V)
SM_A0	206	output	4	reserved (do not connect), static memory address output bit() (LSB)
SM_A17	207	output	4	reserved (do not connect), static memory address output bit 17 (MSB)
SM_CS0	208	output	4	reserved (do not connect)


2001 Aug 01

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

Notes

- 1. All input pins, input/output pins (in input mode), output pins (in 3-state mode) and open-drain output pins are limited to 3.3 V.
- 2. If used with external clock source the input voltage has to be limited to 2.5 V.
- 3. In accordance with the "IEEE 1149.1" standard.
- 4. Special function of pin TRST:
 - a) For board designs without boundary scan implementation, pin TRST must be connected to ground.
 - b) Pin TRST provides easy initialization of the internal BST circuit. By applying a LOW it can be used to force the internal Test Access Port (TAP) controller to the Test-Logic-Reset state (normal operating) at once.



IC7500: SAA7118 (VIP)

PAL/NTSC/SECAM Video Decoder with Adaptive Comb Filter, Component Video Input, VBI-Data Slicer and High Performance Scaler

SAA7118

FEATURES

The SAA7118 is a video capture device for application at the image port of VGA controller, with following feature high lights:

DVDR990/0X1

Video Acquisition/ Clock

Up to sixteen analog CVBS, split as desired (All of the CVBS inputs optionally can be used to convert VSB signals)

Up to eight analog Y+C inputs, split as desired

Up to four analog component inputs, with embedded or separate sync, split as desired

Four on-chip anti-aliasing filters in front of the ADC's

Automatic Clamp Control (ACC) for CVBS, Y and C (or VSB) and component signal

Switchable white Peak Control

Four 9 Bit Low Noise CMOS analog-to-digital converters at two-fold ITU-656 oversampling (27 MHz)

Digitized CVBS or Y+C-signals are available on the expansion port

Fully programmable static gain or automatic gain control, matching to the particular signal properties

On-Chip Line Locked Clock Generation according ITU601

Requires only one crystal (32.11 or 24.576 MHz) for all standards

Horizontal and vertical Sync Detection

Video Decoder

Digital PLL for Synchronization and Clock Generation from all Standards and Non-Standard Video Sources e.g. consumer grade VTR

Digital PLL for Synchronization and Clock Generation from all Standards and Non-Standard Video Sources e.g. consumer grade VTR

Automatic detection of any supported colour standard Luminance and chrominance signal processing for PAL BGDHIN, Combination-PAL N, PAL M, NTSC M, NTSC-Japan, NTSC 4.43 and SECAM

Adaptive 2/4-line comb filter for two dimensional chrominance/luminance-separation, also with VTR signals

- Increased Luminance and Chrominance Bandwidth for all PAL and NTSC-standards
- Reduced cross colour and cross luminance artefacts

PAL delay line for correcting PAL phase errors

Brightness Contrast Saturation (BCS)- adjustment. separately for composite and baseband signals

User programmable sharpness control

Fast Blanking between component inputs and a CVBS input through a dedicated pin

Detection of copy-protected signals acc. to the Macrovision standard, indicating level of protection Independent Gain and Offset - adjustment for raw data path

Component Video Processing

Synchronous Component Video (RGB) input via fast blanking, YCbCr input

Digital matrix

Video Scaler

Horizontal and Vertical Down-Scaling and Up-Scaling to randomly sized windows

Horizontal and Vertical Scaling range: variable zoom to 1/64 (icon)

(Note: H and V zoom are restricted by the transfer data rates)

Anti-Alias- and Accumulating Filter for Horizontal Scaling

Vertical Scaling with Linear Phase Interpolation and Accumulating Filter for Anti-Aliasing (6 bit phase accuracy)

Horizontal Phase Correct Up- and Down-Scaling for improved signal quality of scaled data, especially for compression and video phone applications, with 6 bit phase accuracy (1.2 nsec step width)

Two independent programming sets for scaler part, to define two "ranges" per field or sequences over frames

Fieldwise switching between Decoder-part and Expansion port (X-port) input

Brightness, contrast and saturation controls for scaled outputs

VBI-Data Decoder and Slicer

versatile VBI-data decoder, slicer, clock regeneration and byte synchronization

e.g. for WST, NABST, Close Caption, WSS, etc.

Audio Clock Generation

Generation of a field locked Audio Master Clock to support a constant number of audio clocks per video field

SAA7118

Generation of an audio serial and left/right (channel) clock signal

Digital I/O Interfaces

Real Time signal port (R - port), incl. continuous line locked reference clock and real time status information supporting RTC level 3.1 (refer to external document "RTC Functional Specification" for details)

Bidirectional Expansion Port (X - port) with half duplex functionality (D1), 8-bit YCbCr

- output from Decoder part, real time and unscaled, or
- input to Scaler part, e.g. video from MPEG-decoder (extension to 16 bit possible)

Video Image port (I - port) configurable for 8 - bit data (extension to 16 bit possible) in Master Mode (own clock), or Slave Mode (external clock), with auxiliary timing and hand shake signals

Discontinuous data streams supported

32-word * 4 Byte FIFO register for video output data

28-word * 4 Byte FIFO register for decoded VBI output

Scaled 4:2:2, 4:1:1, 4:2:0, 4:1:0 YCbCr output Scaled 8-bit luminance only and raw CVBS data output sliced, decoded VBI data output

Miscellaneous

Power On Control

5 V tolerant digital inputs and I/O ports

Software controlled power saving stand-by modes supported

Programming via serial I²C-bus, full read-back ability by an external controller, bit rate up to 400 kbit/s

Boundary Scan Test circuit complies to the IEEE Std. 1149.b1 -1994

BGA156 package

2 APPLICATIONS

Multimedia

Digital Television

Image Processing

Video Phone

PC- Editing cards

PC- Tuner cards

3 GENERAL DESCRIPTION

Philips X-VIP is a new Multistandard Comb Filter Video Decoder chip with additional component processing, providing high quality, optionally scaled, video.

The SAA7118 is a combination of a four channel analog preprocessing circuit including source selection, anti-aliasing filter and A/D-converter, an automatic clamp and gain control, a Clock Generation Circuit (CGC), a Digital Multi Standard Decoder containing two-dimensional chrominance/luminance separation by an adaptive comb filter and a high performance scaler, including variable horizontal and vertical up and down scaling and a Brightness- Contrast- Saturation- Control circuit.

It is a highly integrated circuit for Desktop Video and similar applications. The decoder is based on the principle of line-locked clock decoding and is able to decode the colour of PAL, SECAM and NTSC signals into ITU-601 compatible colour component values. The SAA7118 accepts as analog inputs CVBS or S-Video (Y+C) from TV or VCR sources, including weak and distorted signals, as well as baseband component signals YCbCr or RGB. An expansion port (X-port) for digital video (bi-directional half duplex, D1 compatible) is also supported to connect to MPEG or video phone codec. At the so called image port (I-port) the 7118 supports 8 (16) bit wide output data with auxiliary reference data for interfacing to VGA controllers.

The target application for SAA7118 is to capture and optionally scale video images, to be provided as digital video stream through the image port of a VGA controller, for capture to system memory, or just to provide digital baseband video to any picture improvement processing.

SAA7118 also provides means for capturing the serially coded data in the vertical blanking interval (VBI data). Two principal functions are available:

- to capture raw video samples, after interpolation to the required output data rate, via the scaler and
- a versatile data slicer (data recovery) unit.

SAA7118 incorporates also a field locked au dio clock generation. This function ensures that there is a Iways the same number of audio samples associated with a field, or a set of fields. This prevents the loss of sychronization between video and audio, during capture or play back.

All of the A/D- converters may be used to digitize a VSB signal for further for further decoding; a dedicated output port and a selectable VSB clock input is provided.

The circuit is controlled via I2C-bus (full wite / read capability for all programming registers, bit rate ⊔p to 400 kbits/s)

SAA7118

4 QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V _{DDx}	digital supply voltage	3.0	3.3	3.6	V
V _{DDCx}	digital core supply voltage	3.0	3.3	3.6	V
V _{DDA}	analog supply voltage	3.1	3.3	3.5	V
T _{amb}	ambient temperature	0	-	70	°C
P _{A+D}	analog and digital power dissipation ⁽¹⁾	-	t.b.d.	-	W

Note

1. Power consumption is measured in CVBS-input mode (only one ADC active) and 8 bit image port output mode, expansion port is tristated


5 ORDERING AND PACKAGE INFORMATION

DVDR990 /0X1

EXTENDED TYPE		PACKAGE					
NUMBER	PINS	PIN POSITION	MATERIAL	CODE			
SAA7118	156	BGA156	Plastic	SOT 472-1(BB3)			


SAA7118

6 SYSTEM BLOCK DIAGRAM



SAA7118

PINNING AND CONFIGURATION



7.1 **Pinning List**

Table 1 Pinning List SAA7118

PIN	NAME	TYPE	DESCRIPTION
A02	XTOUT	0	Crystal oscillator output signal
AO3	XTAL	0	Connect output pin for quartz
A04	VXSS	Р	Ground for crystal oscillator
A05	TDO	0	Test Data Output for Boundary Scan Test (2)
A06	XRDY	0	Status flag or ready signal from scaler
A07	XCLK	1/0	Clock I/O expansion port
80A	XPD0	1/0	LSB of expansion port bus
A09	XPD2	1/0	MSB-5 of expansion port bus
A10	XPD4	1/0	MSB-3 of expansion port bus
A11	XPD6	1/0	MSB-1 of expansion port bus
A12	TEST5	I/pu	Scan test input; do not connect
A13	TEST3	l/pu	Scan test input; do not connect
BO1	Al41	1	Analog input #41
B02	RES1	0	Reserved pin for future extensions or testing, do not connect
B03	VXDD	Р	Supply for crystal oscillator

SAA7118

PIN	NAME	TYPE	DESCRIPTION
B04	XTALI	ı	Connect input pin for quartz
B05	TDI	l/pu	Test Data Input for Boundary Scan Test (with internal pull-up) (2)
B06	TCK	I/pu	Test Clock for Boundary Scan Test (with internal pull-up) (2)
B07	XDQ	1/0	Data qualifier for expansion port
B08	XPD1	1/0	MSB-6 of expansion port bus
B09	XPD3	I/O	MSB-4 of expansion port bus
B10	XPD5	1/0	MSB-2 of expansion port bus
B11	XTRI	ı	X-port output control signal; effects (XPD[7:0], XRH, XRV, XDQ and XCLK)
B12	TEST4	0	Scan test output; do not connect
B13	RES2	NC	Reserved pin for future extensions or testing, do not connect
B14	RES3	NC	Reserved pin for future extensions or testing, do not connect
C01	VSSA4	Р	Ground for analog input Al4x
C02	AGND	Р	Analog Signal Ground
C03	RES4	NC	Reserved pin for future extensions or testing, do not connect
C04	RES5	NC	Reserved pin for future extensions or testing, do not connect
C05	VDDE1	Р	Digital supply peripheral cells
C06	TRSTN	l/pu	Test ReSeT Not for Boundary Scan Test (with internal pull-up) (1)
C07	XRH	1/0	Horizontal reference expansion-port
C08	VDDI1	Р	Digital supply core
C09	VDDE2	Р	Digital supply peripheral cells
C10	VDDI2	Р	Digital supply core
C11	XPD7	I/O	MSB of expansion port bus
C12	RES6	NC	Reserved pin for future extensions or testing, do not connect
C13	RES7	NC	Reserved pin for future extensions or testing, do not connect
C14	TEST2	I/pu	Scan test input; do not connect
D01	AI43	ı	Analog input #43
D02	Al42	ı	Analog input #42
D03	Al4D	1/0	Differential input for Al4x
D04	VDDA4	P	Supply for analog input Al4x
D05	VSSE1	P	Digital ground peripheral cells
D06	TMS	l/pu	Test Mode Select for Boundary Scan Test or Scan Test (with internal pulli-up) (2)
D07	VSSI1	Р	Digital ground core (Substrate connection)
D08	XRV	I/O	Vertical reference for expansion-port
D09	VSSE2	Р	Digital ground peripheral cells
D10	VSSI2	Р	Digital ground core
D11	VSSE3	Р	Digital ground peripheral cells
D12	VDDE3	Р	Digital supply peripheral cells
D13	TEST1	I/pu	Scan test input; do not connect
D14	HPD0	1/0	LSB of H-port bus, extended CbCr input for X-port, extended CbCr output for I-port
E01	Al44	ı	Analog input #44

DVDR990 /0X1

PAL/NTSC/SECAM Video Decoder with Adaptive Comb Filter, Component Video Input, VBI-Data Slicer and High Performance Scaler

SAA7118

PIN	NAME	TYPE	DESCRIPTION
E02	VDDA4A	Р	Supply for analog input Al4x
E03	Al31	ı	Analog input #31
E04	VSSA3	Р	Ground for analog input Al3x
E11	HPD1	I/O	MSB-6 of H-port bus, extended CbCr input for X-port, extended CbCr output for I-port
E12	HPD3	I/O	MSB-4 of H-port bus, extended CbCr input for X-port, extended CbCr output for I-port
E13	HPD2	I/O	MSB-5 of H-port bus, extended CbCr input for X-port, extended CbCr output for I-port
E14	HPD4	1/0	MSB-3 of H-port bus, extended CbCr input for X-port, extended CbCr output for I-port
F01	Al3D	I/O	Differential input for Al3x
F02	Al32	1	Analog input #32
FO3	Al33	I	Analog input #33
FO4	VDDA3	Р	Supply for analog input Al3x
F11	VSSI3	Р	Digital ground core
F12	VDDI3	Р	Digital supply core
F13	HPD5	1/0	MSB-2 of H-port bus, extended CbCr input for X-port, extended CbCr output for I-port
F14	HPD6	1/0	MSB-1 of H-port bus, extended CbCr input for X-port, extended CbCr output for I-port
G01	Al34	1	Analog input #34
G02	VDDA3A	Р	Supply for analog input Al3x
G03	Al22	1	Analog input #22
G04	Al21	1	Analog input #21
G11	VSSE4	Р	Digital ground peripheral cells
G12	IPD1	0	MSB-6 of Image port bus
G13	HPD7	I/O	MSB of H-port bus, extended CbCr input for X-port, extended CbCr output for I-port
G14	IPD0	0	LSB of Image port bus
HO1	Al2D	1/0	Differential input for Al2x
H02	Al23	ı	Analog input #23
H03	VSSA2	Р	Ground for analog input Al2x
H04	VDDA2	Р	Supply for analog input Al2x
H11	IPD2	0	MSB-5 of Image port bus
H12	VDDE4	Р	Digital supply peripheral cells
H13	IPD4	0	MSB-3 of Image port bus
H14	IPD3	0	MSB-4 of Image port bus
J01	VDDA2A	Р	Supply for analog input Al2x
J02	Al11	ı	Analog input #11
J03	Al24	ı	Analog input #24
J04	VSSA1	Р	Ground for analog input Al1x

SAA7118

PIN	NAME	TYPE	DESCRIPTION
J11	VSSI4	Р	Digital ground core
J12	VDDI4	Р	Digital supply core
J13	IPD6	0	MSB-1 of Image port bus
J14	IPD5	0	MSB-2 of Image port bus
K01	Al12	I	Analog input #12
K02	Al13	I	Analog input #13
K03	Al1D	I/O	Differential input for Al1x
K04	VDDA1	Р	Supply for analog input Al1x
K11	IPD7	0	MSB of Image port bus
K12	IGPH	0	Multi purpose horizontal reference signal
K13	IGP1	0	General purpose signal #1
K14	IGPV	0	Multi purpose vertical reference signal
L01	VDDA1A	Р	Supply for analog input Al1x
L02	AGNDA	Р	Analog signal ground connection
L03	Al14	ı	Analog input #14
L04	VSSE5	Р	Digital ground peripheral cells
L05	VSSI5	Р	Digital ground core
L06	ADP6	0	MSB-2 of Direct A/D-converted output bus (VSB)
L07	ADP3	0	MSB-5 of Direct A/D-converted output bus (VSB)
L08	VSSE6	Р	Digital ground peripheral cells
L09	VSSI6	Р	Digital ground core
L10	RTCO	O/st/pd (3)	RTC output; strap to LOW (4k7) for first I ² C slave address 42h strap to HIGH (4k7) for second I ² C slave address 40h
L11	VSSE7	Р	Digital ground peripheral cells
L12	ITRI	1/0	Image-port control signal, effects all Image port pins
L13	IDQ	0	Data qualifier for image port
L14	IGP0	0	General purpose signal #0
M01	AOUT	0	Analog test output (not for use in application)
M02	VSSA0	P	Ground for internal clock generator
M03	VDDA0	Р	Supply for internal clock generator
M04	VDDE5	Р	Digital supply peripheral cells
M05	VDDI5	Р	Digital supply core
M06	ADP7	0	MSB-1 of Direct A/D-converted output bus (VSB)
M07	ADP2	0	MSB-6 of Direct A/D-converted output bus (VSB)
M08	VDDE6	Р	Digital supply peripheral cells
M09	VDDI6	Р	Digital supply core
M10	RTS0	0	Real time status or sync information
M11	VDDE7	Р	Digital supply peripheral cells
M12	AMXCLK	-1	Audio Master External clock input

DVDR990 /0X1

PAL/NTSC/SECAM Video Decoder with Adaptive Comb Filter, Component Video Input, VBI-Data Slicer and High Performance Scaler

SAA7118

PIN	NAME	TYPE	DESCRIPTION
M13	FSW	l/pd	Fast Switch (Blanking), with internal pull-down, inserts component inputs into CVBS signal
M14	ICLK	I/O	Clock output signal for image-port, LCLK of LPB image port mode, or optional asynchronous backend clock input
N01	RES8	NC	Reserved pin for future extensions or testing, do not connect
N02	RES9	l/pu	Reserved pin for future extensions or testing, do not connect
NO3	RES10	I/pd	Reserved pin for future extensions or testing, do not connect
NO4	CE	I/pu	Chip Enable or Reset with internal pull-up
NO5	LLC2	0	Line-locked clock at half frequency (13.5 MHz nominal)
N06	CLKEXT	1	External clock input intended for A/D-conversion of VSB signals (36 MHz)
NO7	ADP5	0	MSB-3 of Direct A/D-converted output bus (VSB)
NO8	ADP0	0	LSB of Direct A/D-converted output bus (VSB)
NO9	SCL		I ² C Serial Clock
N10	RTS1	0	Real time status or sync information
N11	ASCLK	0	Audio serial clock
N12	ITRDY	1	Target Ready for image port bus
N13	RES11	NC	Reserved pin for future extensions or testing, do not connect
N14	RES12	NC	Reserved pin for future extensions or testing, do not connect
P02	RES13	1/0	Reserved pin for future extensions or testing, do not connect
P03	EXMCLR	I/pd	External Mode Clear, with internal pull-down
P04	LLC	0	Line-locked clock (27 MHz nominal)
P05	RESON	0	Reset Output Not signal
P06	ADP8	0	MSB of Direct A/D-converted output bus (VSB)
P07	ADP4	0	MSB-4 of Direct A/D-converted output bus (VSB)
P08	ADP1	0	MSB-7 of Direct A/D-converted output bus (VSB)
P09	INT_A	O/od	I ² C interrupt flag (Low if any enabled status bit has changed)
P10	SDA	I/O/od	I ² C Serial Data
P11	AMCLK	0	Audio Master clock, must be less than half the crystal clock frequency
P12	ALRCLK	O/st/pd	Audio left/right clock, strap to LOW (4k7) for 24.576 MHz crystal strap to HIGH (4k7) for 32.11 MHz crystal (3)
P13	TEST0	l/pu	Scan test input; do not connect
PE descr	intion:		

TYPE description:

I=input, O=output, P=power, NC=not connected, st=strapping, pu=pull-up, pd=pull-down, od=open drain

Notes

- 1. This pin provides easy initialization of BST circuitry. TRSTN can be used to force the TAP (Test Access Port) controller to the Test-Logic-Reset state (normal operation) at once
- 2. According to the IEEE1149.b1-1994 standard the pads TDI and TMS are input pads with a internal pull-up transistor and TDO a tri-state output pad. TCK, TRSTN are also built with internal pile-up
- 3. Strapping remark: If the strapping pin is unused, the internal pull-down resistor is sufficient for strap function. If pin is used in an application, an external strapping resistor (4,7k) is necessary to get a certain strap function.

FLI2200

Description

The FLI2200 is a single chip implementation of Faroudja Laboratories' award winning deinterlacing and postprocessing algorithms that produce the highest quality progressive video output from a variety of interlaced video inputs including 525/60 (NTSC) or 625/50 (PAL or SECAM). It uses patented and patent pending motion-adaptive deinterlacing that selects the optimal filtering on a per-pixel basis. This includes detection and proper interleaving of 3:2 and 2:2 pulldown for film-base sources, including continuous monitoring and compensation for bad edits that occur frequently in broadcast material due to poor scene cuts or insertion of commercials. Video material is processed by a set of content-sensitive spatio-temporal filters that adapt to the appropriate direction for smoothest interpolation using the patented Faroudja DCDi™ algorithm. The FLI2200 also includes motion-adaptive cross-color suppression that removes highly objectionable coloration artifacts produced by commonly used video decoders. Its internal processing uses 10 bits per channel to maintain the highest quality. Its inputs and outputs are 10 bits/channel for best quality but also supports 8 bits/channel for more cost-sensitive applications. The FLI2200 requires 4 MB of low cost SDRAM for best quality deinterlacing, but it can also be operated in an optimized intra-field mode without memory for more costsensitive applications. This makes possible the use of a single design for both high-end and low-end applications.

The FLI2200 integrates a number of functions to provide maximum flexibility in a low cost configuration. This includes an on-chip clock generator, SDRAM controller, display controller, input and output color-space converters. It uses a standard 2-wire serial control interface for easy control and access to the registers.

The FLI2200 can be connected without glue logic to the FLI2000 video decoder and FLI2220 Enhancer and OSD Generator to produce the highest quality video pipeline for premium applications. It is also fully compatible with other decoders having a ITU-R BT 656 output format.

Applications

Flat panel TV – LCD, PDP
Progressive scan TVs
Multimedia front/rear projectors
Home Theater
Scan Converters
Multimedia PCs/Workstations

DCDi™ is a Faroudja trademark

Features

Motion-adaptive cross-color suppression removes artifacts produced by improper Y/C separation in low-cost video decoders

Motion-adaptive video deinterlacing selects optimal filtering on a per-pixel basis

Film-mode for proper handling of 3:2 and 2:2 pulldown material

Bad-edit detection/correction compensates for poor scene cuts and insertions common in broadcast material

Motion-weighted interpolation for video sources produces maximum resolution without introducing motion artifacts

Directional Correlational Deinterlacing (DCDiTM) minimizes jaggies on angled lines

8/10-bit Y/Cb/Cr (D1) (TTU-R BT 656), 16/20-bit Y Cb/Cr (TTU-R BT 601), 24/30-bit RGB or YCbCr/YPbPr interlaced input options

- ? Supports 525/60 (NTSC), 625/50 (PAL/SECAM)
- ? Accepts up to 1100 pixels/line

 $8/10\mbox{-bit}, 16/20\mbox{-bit}\,YUV, 24/30\mbox{-bit}\,RGB$ or YCbCr/YPbPr progressive output options

Supports 8- or 10-bit inputs and outputs

10-bit internal processing for highest quality

Includes color-space converters at input and output for maximum flexibility

Auto-detection of NTSC/PAL/SECAM inputs

High-order filtering produces smooth chroma output in 4:2:2 to 4:4:4 or 4:4:4 to 4:2:2 conversions

Resolution recovery maximizes output signal-to-moise ratio and dynamic range

Can be operated without glue logic with FLI2000 Video Decoder and FLI2220 Enhancer and OSD Generator ICs to produce highest quality video pipeline

Glue-less interface to most standard video decoders

Built-in display timing generator

On-chip clock generator eliminates external PLLs

On-chip SDRAM controller

Uses low cost SDRAM as field memory - 4 MB


Optimized intra-field operation allows memory-less configuration for lowest cost applications with same design and layout as for high-end applications

2-wire serial control interface for easy control


176-pin TQFP package

Simplified Block Diagram

DVDR990 /0X1



Pin description



Pin#	Name	Description
	The second secon	
See list	V _{SS}	Ground connections. Connect to the digital ground plane. Pins: 2, 17, 34, 55, 64, 74, 85, 96, 106, 115, 124, 132, 138, 145, 152, 159, 168
See list	V _{DD33}	Pad Ring digital power connections. Connect to the digital 3.3 volt power supply and decouple to the digital ground plane. Pins: 1, 33, 63, 73, 84, 95, 105, 114, 123, 137, 144, 151, 167
See list	V _{DD25}	Core Logic digital power connections. Connect to the digital 2.5 volt power supply and decouple to the digital ground plane. Pins: 16, 54, 107, 158
43	AV _{SS}	Ground connection for the clock PLL circuits. Connect to the digital ground plane
42	AV _{DD}	Analog power connections for the clock PLL circuit. Connect to a separately decoupled 2.5 volt power supply and decouple directly to the AV_{SS} pin
49	RESETB	Reset. When this input is set low it will reset all the internal registers to the default states. Refer to the section on the control registers for details of these states. The device must be reset after it is powered-up.
53	OE	When this pin is set high the outputs of the FLI2200 will be enabled; when it is set low the outputs will be set into a high-impedance state.
56-58	IFORMAT ₂₋₀	Input signal format control. The settings of these pins set the format of the input signal. This can be overridden by the IFmtOvr bit, bit 3 in register 00_H , allowing this function to be set or changed via the I ² C bus. Please refer to the description of register 00_H for details.
59-61	OFORMAT ₂₋₀	Output signal format control. The settings of these pins set the format of the output signal. This can be overridden by the OFmtOvr bit, bit 3 in register 07 _H , allowing this function to be set or changed via the I ² C bus. Please refer to the description of register 07 _H for details.
44-45	DADDR ₁₋₀	The settings of DADDR ₁₋₀ allow the device address of the control bus to be programmed to prevent conflict with the other devices connected to the bus. DADDR ₁₋₀ allow the device address to be set to any of the following values: C0/C1 _H , C2/C3 _H , E0/E1 _H , E2/E3 _H . Please refer to the section "Control Bus Operation and Protocol" for further information.
46	MODE	When this pin is set low the control bus will operate in the slave mode; allowing the device to programmed from an external controller. When it is set high the FLI2200 will self-program from an external I ² C memory connected to the bus. Please refer to the "Control Bus Operation and Control Protocol" section for more details.
47	SDA	2-wire serial control bus data. Data can be written to the control registers via this pin when it is in the input mode and data can be read from the status registers when it is in the oupput mode. Refer to the section on the serial port for timing and format details and to the section on the registers for programming information.
48	SCL	2-wire serial control bus clock. When the control port operates in slave mode this pinwill be an input and when it operates in the self programming mode it will be an output.
40	PIXCLK	Pixel clock input. This clock is used to drive all the circuits in the FLI2200. An internal PLL is used to upconvert this clock to provide the master clock signal and other clocks used internally. Note that when the FLI2200 is used in the D1 input mode the PIXCLK input should run at the rate of two cycles per pixel (one for luma and one for chroma).
62	N/P/IN/OUT	NTSC/PAL input or output. The default function of this pin is NTSC/PAL signal indicator output. When the input video signal is a 525 line signal this pin will be set high and when it is a 625 line signal the pin is set low. This function of this pin can be programmed be an input according to the setting of this pin if the NPOp ₁₋₀ bits, bits 5-4 in register 03_H , are set to 00_H , overriding the internal line counter. i.e., it will treat the signal as a 525 line ignal when it is set high and a 625 line signal when it is set low.

DVDR990 /0X1

Pin #	Name	Description
52	NOMEM	No Memory Mode control input. This pin controls the operation of the FLI2200 as follows: When this pin is set low the device is used with external field memories and operates in the full set of deinterlacing modes, i.e., motion adaptive video deinterlacing and full frame film source deinterlacing using 3:2 pulldown detection (2:2 pulldown for 625/50 sources). When this pin is set high the FLI2200 is forced into the intra-field only deinterlacing mode, which requires no external memories, allowing the FLI2200 to be used in low-cost applications where the ultimate video quality is not a requirement. <i>To ensure proper startup of the SDRAMs this pin should be set high during the power-up sequence</i> . This can be overridden by the NMOvr bit, bit 1 in register 05 _H , allowing this function to be set or changed via the I ² C bus. Please refer to the description of register 05 _H for details.
27-18	G/YIN ₉₋₀	10-bit green or luminance signal input bus. The mode is set by the IFORMAT ₂₋₀ pins. This can be overridden by the IFmtOvr bit, bit 3 in register 00 _H , allowing this function to be set or changed via the I ² C bus. Please refer to the description of register 00 _H for details. This signal is sampled on the rising edge of PIXCLK.
15-6	B/CbIN ₉₋₀	10-bit blue or Cb chroma signal input bus. The mode is set by the IFORMAT $_{2-0}$ pins. This can be overridden by the IFmtOvr bit, bit 3 in register $00_{\rm H}$, allowing this function to be set or changed via the I 2 C bus. Please refer to the description of register $00_{\rm H}$ for details. Bits 6, 4 and 3 in register $08_{\rm H}$ specify the busses used in the multiplexed modes. In all cases the signals are sampled on the rising edges of PIXCLK. In the Y Cb Cr and Y Pb Pr modes the Cb or Pb signal is sampled on alternate rising edges of PIXCLK in 4:2:2 mode. The frequency of PIXCLK will be 27 MHz in the multiplexed Y/Cb/Cr mode and 13.5 MHz in all other modes. These pins should be tied low when not used.
39-35 32-28	R/CrIN ₉₋₀	10-bit red or Cr chroma signal input bus. The mode is set by the IFORMAT ₂₋₀ pins. This can be overridden by the IFmtOvr bit, bit 3 in register 00 _H , allowing this function to be set or changed via the I ² C bus. Please refer to the description of register 00 _H for details. Bits 6, 4 and 3 in register 08 _H specify the busses used in the multiplexed modes. In all cases the signals are sampled on the rising edges of PIXCLK. In the Y Cb Cr mode the Cr signal is sampled on alternate rising edges of PIXCLK in 4:2:2 mode. The frequency of PIXCLK will be 27 MHz in the multiplexed Y/Cb/Cr mode and 13.5 MHz in all other modes. These pins should be tied low when not used.
3	HSYNCREFI	Horizontal sync or reference. The horizontal sync or reference of the input signal should be connected to this pin. The function is programmed with bit 4 in register 00 _H . The polarity and position of the sync or reference pulse relative to the start of active video are both programmable within a small range. When the FLI2200 is used in the ITU-R BT 601/D1 input mode with embedded syncs (IFormat = 110) this input is not used and should be tied low; in this case all sync information will be derived from the signal.
4	VSYNCREFI	Vertical sync or reference. The vertical sync or reference of the input signal should be connected to this pin. The function is programmed with bit 4 in register 00_H . The polarity and position of the sync or reference pulse relative to the start of active video are both programmable within a small range. When the FLI2200 is used in the ITU-R BT 601/D1 input mode with embedded syncs (IFormat = 110) this input is not used and should be tied low; in this case all sync information will be derived from the signal.
5	FLDIN	Field identifier input. The field identifier output of the source signal should be connected to this pin. A low setting signifies an even field and a high level signifies an odd field. When bit 4 in register $00_{\rm H}$ is set low, the input timing is based on HREF and VREF and this signal is required. When this bit is set high the input timing is based on HSYNC and VSYNC and this signal is generated internally and is not required. When bit 5 in register 06 is set high this signal is also used as the frame boundary identifier for 30 Hz film sources.

Pin#	Name	Description			
	CONTRACTOR STANDARDS TO				
65-72 75-76	G/YOUT ₉₋₀	Green or luminance output bus. In the RGB mode this output is the Green signal and in the YCbCr mode it is the Y signal. The mode is set by the OFORMAT ₂₋₀ pins. This can be overridden by the OFmtOvr bit, bit 3 in register 07 _H , allowing this function to be set or changed via the I ² C bus. Please refer to the description of register 07 _H for details. The signal is clocked out on the falling edge of YCLKO.			
93-94 97-104	B/CbOUT ₉₋₀	Blue or Cb chrominance output bus. In the RGB mode this output is the Blue signal, in the Y Cb Cr mode it is the Cb signal. The mode is set by the OFORMAT $_{2-0}$ pins. This can be overridden by the OFmtOvr bit, bit 3 in register 07_H , allowing this function to be set or changed via the I 2 C bus. Please refer to the description of register 07_H for details. The busses used in the multiplexed modes are set by means of bit 5 in register 08_H . The signal is clocked out on the falling edge of YCLKO in the RGB and YUV 4:4:4 modes, on the falling edge of YCLKO prior to the next rising edge of CCLKO in the YUV 4:2:2 mode, and on the rising edge of MEMCLKO in the multiplexed YCbCr (pseudo D1) mode.			
77-83 86-88	R/CrOUT ₉₋₀	Red or Cr chrominance output bus. In the RGB mode this output is the Red signal, in the YCbCr mode it is the Cr signal. The mode is set by the OFORMAT ₂₋₀ pins. This can be overridden by the OFmtOvr bit, bit 3 in register 07 _H , allowing this function to be set or changed via the I ² C bus. Please refer to the description of register 07 _H for details. The busses used in the multiplexed modes are set by means of bit 5 in register 08 _H . The signal is clocked out on the falling edge of YCLKO in the RGB and YUV 4:4:4 modes, on the falling edge of YCLKO prior to the next rising edge of CCLKO in the YUV 4:2:2 mode, and on the rising edge of MEMCLKO in the multiplexed YCbCr (pseudo D1) mode.			
116	CCLKO	Chroma output sampling clock. This clock is derived from PIXCLK and will be at half the frequency of YCLKO. In 30-bit 4:2:2 output mode the chroma output signals will change of the falling edge of YCLKO prior to the next rising edge this clock.			
117	YCLKO	Luma output sampling clock. This clock is derived from PIXCLK and is double the frequency of PIXCLK. In 30-bit and 20-bit output modes the output signals will change on the falling edge of this clock.			
89	VREFO	Start of active field or frame indicator. This signal goes high to indicate the first active line in each field or frame and goes low during the vertical blanking interval. The polarity and time of this signal are programmable.			
90	HREFO	Start of active line indicator output. This signal goes high to indicate the first active pixel in each line and goes low during the horizontal blanking interval. The polarity and timing of this signal are programmable.			
91	VSYNC/ CREFO	Vertical sync output. This signal provides the vertical sync function for the outputs. Its polarity is programmable to be active high or active low. It can also be programmed to be a composite reference for applications requiring this instead of sync.			
92	H/CSYNCO	Horizontal or composite sync output. This signal provides the horizontal sync function for the outputs. Its polarity is programmable to be active high or active low. This signal can also be programmed to be the composite sync output, CSYNC.			
108	FSYNC	Film mode sync output. When film mode is detected this pin will toggle in sync with the 3:2 (NTSC) or 2:2 (PAL and 30 Hz film in NTSC) pulldown sequence detected in the source.			
110	FILM	Film mode detector output. This pin will be set high when the FLI2200 detects that the video input was converted from 24 fps film with a teleciné machine. If film mode is not detected this pin will be set low.			

Pin #	Name	Description
125-131 133-136	ADDR ₁₀₋₀	SDRAM Address bus. This signal bus is used to address the external SDRAM(s) used for field memories. It should be connected to the A_{10-0} bus of the memory chip(s). Please refer to the Applications section of this data sheet for further details.
176-169 166-160 157-153 150-146 143-139	DATA ₂₉₋₀	SDRAM Data bus. This signal bus is used to transfer the data to and from the external SDRAM(s) used for field memories. It should be connected to the DQ ₂₉₋₀ bus of the memory chip when using a 64 Mbit SDRAM. When using two 16 Mbit SDRAMs this 30-bit bus may be connected to the two 16-bit data busses of the memories in two ways: either connect 16 lines to one chip and 14 to the other, or connect 15 to both. In all cases the two unused data lines on the memory chip(s) should be connected to ground via 22 k? resistors. Please refer to the Applications section of this data sheet for further details.
118	MEMCLKO	SDRAM clock and 2x output sampling clock. This clock is derived from PIXCLK and will be at double the frequency of YCLKO. This active signal should be connected to the CLK pin(s) on the SDRAM(s). When the 10-bit output mode selected the output signals will also change at this clock rate and this should then be used as the output clock
119	WEN	SDRAM Write Enable. This active low signal should be connected to the WE pin(s) on the SDRAM(s).
120	RASN	SDRAM Row Address Select. This active low signal should be connected to the RAS pin(s) on the SDRAM(s).
121	CASN	SDRAM Column Address Select. This active low signal should be connected to the CAS pin(s) on the SDRAM(s).
122	BSEL	SDRAM Bank Select. When using two 16 Mbit SDRAMs this signal should be connected to the BA (also called BS or A_{11}) pin on both SDRAMs. When using a 64 Mbit SDRAM this signal should be connected to the BA0 (also called BS0 or A_{11}) pin on the SDRAM and BA1/BS1 (also called BA when BA0 is referred to as A_{11}) should be tied low.
41, 50, 51, 109,	TEST ₄₋₀	These pins are used for test purposes only and should always be tied low for normal operation.
111		
		The second of th
112, 113	TESTO ₁₋₀	These pins are test outputs and should be left unconnected in normal operation.



SYNCHRONOUS DRAM

MT48LC2M32B2 - 512K x 32 x 4 banks

For the latest data sheet, please refer to the Micron Web site: www.micronsemi.com/datasheets/sdramds.html

FEATURES

- PC100 functionality
- · Fully synchronous; all signals registered on positive edge of system clock
- · Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes
- Self Refresh Mode
- 64ms, 4,096-cycle refresh (15.6μs/row)
- LVTTL-compatible inputs and outputs
- Single +3.3V ±0.3V power supply
- Supports CAS latency of 1, 2, and 3.

OPTIONS MARKING

•	Configuration 2 Meg x 32 (512K x 32 x 4 banks)	2M32B2
•	Plastic Package - OCPL ¹	
•	86-pin TSOP (400 mil) Timing (Cycle Time)	TG
	5ns (200 MHz)	-5
	5.5ns (183 MHz)	-55

(•
5.5ns (183 MHz)	-55
6ns (166 MHz)	-6
7ns (143 MHz)	-7

• Operating Temperature Range Commercial (0° to +70°C) None Extended (-40°C to +85°C) IT2

NOTE: 1. Off-center parting line

2. Available on -7

Part Number Example:

MT48LC2M32B2TG-7

KEY TIMING PARAMETERS

SPEED GRADE	GLOCK FREQUENCY	ACCESS TIME CL = 3*	SETUP TIME	HOLD TIME
-5	200 MHz	4.5ns	1.5ns	1ns
-55	183 MHz	5ns	1.5ns	1ns
-6	166 MHz	5.5ns	1.5ns	1ns
-7	143 MHz	5.5ns	2ns	1ns

*CL = CAS (READ) latency


PIN ASSIGNMENT (TOP VIEW) 86-PINTSOP

			_
Voo	4 1•	86	II Vs
DQ0	2	85	DO15
VDDQ	四3	84	
DQ1	4	83	
DQZ	3	82	D013
VSSQ	d 6	81	II VOOQ
DQ3	7	80	D D012
DQ4		79	
VooQ	田乡	78	
DQS		77	
DQ6	EE 11	76	DQ9
VSSQ	田 12	75	T VOOQ
DQ7	= 13	74	DO8
NC	田福	73	
VDD	日 15	73	□ Vss
DQMO		71	DQM1
WE#	田 17	70	D NC
CAS#	El is	69	E NC
RAS#	19	68	
CS#	20		
NC	21	67 66	
BAO	田 22		□ A9
BA1	田 23	65	
A10	出品	64	1) A7
AO		63	□ A6
		62	ID A5
A1		61	II) A4
A2	四 27	60	II A3
DQM2	四 28	59	DQM3
Voo	工 29	58	
NC	四 30	57	I NC
DQ16	31	56	□ DQ31
VssQ	四 32	55	□ VocQ □ DQ30 □ DQ29
DQ17	33	54	DQ30
	34	53	
	35	52	I VMQ
DQ19	36	51	I DOS
	37	50	DQ27
	38	49	TOOQ YOOQ
	39	48	II DQ26
	40	47	III DQ25
	CC 41	46	T 1/15Q
DQ23	42	45	DQ24
Voo	四 43	- 44	I VS
)

Note: The # symbol indicates signal is active LOW.

Configuration	F42V - 22 - 4 L L-	
Comiguration	512K x 32 x 4 banks	
	4K	
	2K (A0-A10)	
	4 (BAO, BA1)	
	256 (AQ-A7)	





64Mb: x32 SDRAN

64Mb (x32) SDRAM PART NUMBER

PART NUMBER	ARCHITECTURE	
MT48LC2M32B2TG	2 Meg x 32	

DVDR990/0X1

GENERAL DESCRIPTION

The 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864-bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 16,777,216-bit banks is organized as 2,048 rows by 256 columns by 32 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BAO, BA1 select the bank, A0-A10 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 64Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.


The 64Mb SDRAM is designed to operate in 3.3V. low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access.



64Mb: x32 SDRAM

FUNCTIONAL BLOCK DIAGRAM 2 Meg x 32 SDRAM



DVDR990 /0X1



64Mb: x32 SDRAM

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
68	СK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
57	OKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
20	CS)	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
17, 18, 19	WE#, CAS#, RAS#	Input	Command Inputs: WE#, CAS#, and RAS# (along with CS#) define the command being entered.
16, 71, 28, 59	DQM0- DQMB	Input	Input/Output Mask: DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) during a READ cycle. DQM0 corresponds to DQ0-DQ7; DQM1 corresponds to DQ8-DQ15; DQM2 corresponds to DQ16-DQ23; and DQM3 corresponds to DQ24-DQ31. DQM0-DQM3 are considered same state when referenced as DQM.
22, 23	BAO, BA1	Input	Bank Address Input(s): BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
25-27, 60-66, 24	A0-A10	Input	Address Inputs: A0-A10 are sampled during the ACTIVE command (row-address A0-A10) and READ/WRITE command (column-address A0-A7 with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
2, 4, 5, 7, 8, 10, 11, 13, 74, 76, 77, 79, 80, 82, 83, 85, 31, 33, 34, 36, 37, 39, 40, 42, 45, 47, 48, 50, 51, 53, 54, 56	DQ0-DQ31	Input/ Output	Data I/Os: Data bus.
14, 21, 30, 57, 69, 70, 73	NC	-	No Connect: These pins should be left unconnected. Pin 70 is reserved for SSTL reference voltage supply.
3, 9, 35, 41, 49, 55, 75, 81	VooQ	Supply	DQ Power Supply: Isolated on the die for improved noise immunity.
6, 12, 32, 38, 46, 52, 78, 84	VssQ	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
1, 15, 29, 43	Voo	Supply	PowerSupply: +3.3V ±0.3V.
44, 58, 72, 86	Vss	Supply	Ground.

ADV7196A

INPUT FORMATS

YCrCb in 2x10-Bit (4:2:2) or 3x10-Bit (4:4:4) format compliant to SMPTE-293M (525p), ITU-R.BT1358 (625p), SMPTE274M (1080i), SMPTE296M (720p) and any other High Definition standard using Async Timing Mode RGB in 3x10 Bit 4:4:4 format

OUTPUT FORMATS

YPrPb Progressive Scan (EIA-770.1, EIA-770.2) YPrPb HDTV (EIA 770.3) RGB levels compliant to RS-170 and RS-343A 11-Bit + Sync (DAC A) 11-Bit DACs (DAC B, DAC C)

PROGRAMMABLE FEATURES

Internal Testpattern Generator with Color Control Y/C delay (+/-)
Gamma Correction
Individual DAC on/off control
54MHz Output (2xOversampling)
Sharpness filter with programmable gain/attenuation

GENERAL DESCRIPTION

The ADV7196A is a triple high speed, digital-to-analog encoder on a single monolithic chip. It includes of three high speed video D/A converters with TTL compatible inputs.

The ADV7196A has three separate 10-Bit wide input ports which accept data in 4:4:4 10-Bit YCrCb or RGB or 4:2:2 10-Bit YCrCb. This data is accepted in progressive scan format at 27MHz or HDTV format at 74.25MHZ or 74.1758MHz. For any other High Definition standard but SMPTE 293M, ITU-R BT.1358, SMPTE274M or SMPTE296M the Async Timing Mode can be used to input data to the ADV7196A. For all standards, external horizontal, vertical and blanking signals or EAV/SAV codes control the insertion of appropriate synchronisation signals into the digital data stream and therefore the output signals.

The ADV7196A outputs analog YPrPb progressive scan format complying to EIA770.1, EIA 770.2 or YPrPb HDTV complying to EIA 770.3 or RGB complying to RS-170/RS 343A.

The ADV7196A requires a single 3.3V power supply, an optional external 1.235 V reference and a 27 MHz clock in Progressive Scan Mode or a 74.25MHz (or 74.1758MHz) clock in HDTV mode.

Programmable Adaptive Filter Control Undershoot Limiter VBI Open Control I2C Filter

Macrovision Rev 1.0 (525p) CGMS-A (525p) 2 Wire Serial MPU Interface

Single Supply +3.3 V Operation 52-MQFP package


APPLICATIONS

Progressive Scan / HDTV Display Devices
DVD Players
Progressive Scan/HDTV Projection Systems
MPEG2@81MHz
Digital Video Systems
High Resolution Color Graphics
Image Processing/ Instrumentation
Digital Radio Modulation/ Video Signal Reconstruction


In Progressive Scan Mode, a Sharpness Filter with programmable gain allows high frequency enhancement on the luminance signal. Programmable Adaptive Filter Control which may be used, allows removal of ringing on the incoming Y data. The ADV7196A supports CGM S-A data control generation and the Macrovision Anticopy algorithm in 525p mode.

The ADV7196A is packaged in a 52-Pin MQFP package.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin MnemonicInput/Output		Function			
GND	G	Digital Ground			
AGND	G	Analog Ground			
ALSB	1	TTL Address Input. This signal sets up the LSB of the MPU address. When this pin is tied high the I2C filter is activated which reduces noise on the I2C interface. When this pin is tied low, the input bandwidth on the I2C lines is increased			
DV	I	Video Blanking Control Signal Input.			
CLKIN	I	Pixel Clock Input. Requires a 27MHz reference clock for standard operation in Progressive Scan Mode or a 74.25MHz (74.1758MHz) reference clock in HDT mode.			
COMP	0	Compensation Pin for DACs. Connect $0.1 \mu F$ Capacitor from COMP pin to V_{AA} .			
DAC A	0	Y analog output.			
DAC B	0	Color component analog output of input data on Cr 9-0 input pins.			
DAC C	0	Color component analog output of input data on Cb/Cr 9-0 input pins.			
HSYNC/ SYNC	1	<u>HSYNC</u> , horizontal sync control signal input or SYNC input control signal in Async Timing Mode.			
Cr 9-0	I	10-Bit Progressive scan/ HDTV input port for color data in 4:4:4 input mode. In 4:2:2 mode this input port is not used. Input port for R data when RGB data is input.			
Cb/Cr 9-0	1	10-Bit Progressive scan/ HDTV input port for color data. In 4:2:2 mode the multiplexed CrCb data must be input on these pins. Input port for B data when RGB is input.			
RESET	I	This input resets the on-chip timing generator and sets the ADV7196A into Default Register setting. Reset is an active low signal.			
R _{SET}	1	A 2470 Ohms resistor (for input ranges 64-940 and 64-960, output standards EIA770.1-3) must be connected from this pin to AGND and is used to control the amplitudes of the DAC outputs. For input ranges 0 -1023 (RS-170,RS-343A) the R_{SET} value must be 2820 Ohms.			
SCL	T	MPU Port Serial Interface Clock Input			
SDA	I/O	MPU Port Serial Data Input/Output			
<u>VSYNC/</u> TSYNC	1	<u>VSYNC</u> , vertical sync control signal input or TSYNC input control signal in AsyncTiming Mode.			
V _{DD}	Р	Digital power supply			
V _{AA}	P	Analog power supply			
V _{REF}	I/O	Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235V).			
Y9 -Y0	1	10-Bit Progressive scan/ HDTV input port for Y data. Input for G data when RGB data is input.			

9.9 IC's Divio 1.8

9.9.1 IC7400: uPD72852

DATA SHEET



MOS INTEGRATED CIRCUIT μ PD72852

IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI

The μ PD72852 is a two-port physical layer LSI that complies with the IEEE1394a-2000 specifications. The μ PD72852 supports transfers of up to 400 Mbps and consumes less power than the μ PD72850B. The μ PD72852 is suitable for battery systems with an IEEE1394 interface.

FEATURES

- The two-port physical layer LSI complies with IEEE1394a-2000
- Fully interoperable with IEEE1394 std 1394 Link (FireWire™, i.LINK™)
- Meets Intel[™] Mobile Power Guideline 2000
- Full IEEE1394a-2000 support includes: Suspend/Resume, connection debounce, arbitrated short bus reset, multispeed concatenation, arbitration acceleration, fly-by concatenation
- · Fully compliant with OHCI requirements
- · Small package: 64-pin plastic LQFP
- · Super low power: 68 mA (Operating mode)
 - : 115 µA (Suspend mode)
- · Data rate: 400/200/100 Mbps
- · Supports PHY pinging and remote PHY access packets
- 3.3 V single power supply (if power not supplied via node: 3.0 V single power supply)
- 24.576 MHz crystal clock generation, 393.216 MHz PLL multiplying frequency
- · 64-bit flexible register incorporated in PHY register
- Electrically isolated Link interface
- · Supports LPS/Link-on as part of PHY/Link interface
- · External filter capacitors for PLL not required
- · Extended Resume signaling for compatibility with legacy DV devices
- System power management by signating of node power class information
- Cable power monitor (CPS) is equipped

ORDERING INFORMATION


 Part number
 Package

 μPD72852GB-8ΕU
 64-pin plastic LQFP (10 x 10)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

μPD72852

BLOCK DIAGRAM



μPD72852

1. PIN FUNCTIONS

1.1 Cable Interface Pins

DVDR990 /0X1

Name	Pin No.	1/0	Function
ТрАФр	39	VO	Port 0 twisted pair cable A positive phase I/O
TpA0n	38	1/0	Port 0 twisted pair cable A negative phase I/O
ТрВ0р	37	1/0	Port 0 twisted pair cable B positive phase I/O
TpB0n	36	VO	Port 0 twisted pair cable B negative phase I/O
TpA1p	46	1/0	Port 1 twisted pair cable A positive phase I/O
TpA1n	45	I/O	Port 1 twisted pair cable A negative phase t/O
TpB1p	44	VO	Port 1 twisted pair cable B positive phase I/O
TpB1n	43	VO	Port 1 twisted pair cable B negative phase I/O
SUS/RES	19	1	Suspend/Resume function select 1: Suspend/Resume on (IEEE1394a-2000 compliant) 0: Suspend/Resume off (P1394a draft 1.3 compliant)
CPS	32		Cable power status Connect to the cable through a 390 kΩ resistor and to GND through a 100 kΩ resistor. 0: Cable power fail 1: Cable power on

1.2 Link Interface Pins

Name	Name Pin No. 1/O Function		Function	
D0	8	1/0	Data input/output (bit 0)	
10	9	1/0	Data input/output (bit 1)	
D2	11	1/0	Data input/output (bit 2)	
D3	12	1/0	Data input/output (bit 3)	
D4	14	VO	Data input/output (bit 4)	
D5	15	VO	Data input/output (bit 5)	
D6	17	VO	Data input/output (bit 6)	
D7	18	1/0	Data input/output (bit 7)	
CTLO	5	1/0	Link interface control (bit 0)	
CTL1	6	1/0	Link interface control (bit 1)	
LREQ	63	1	Link request input	
SCLK	2	0	Link control output clock LPS 1: 49.152 MHz output LPS 0: Clamp to 0 (The clock signal will be output within 25 usec after change to "0")	
LPS	59	1	Link power status input 0: Link power off 1: Link power on (PHY/Link direct connection)	
LKON	58	0	Link-on signal output Link-on signal is 6.144 MHz clock output. Please refer to 4.2 Link-on Indication.	
DIRECT	50	1	PHY/Link isolation barrier control input 0: Isolation barrier 1: PHY/Link direct connection	

 μ PD72852

1.3 Control Pins

Name	Pin No.	1/0	Function	
PC0	26	1	Power class set input	
PC1	27	1	This pin status will be loaded to Pwr_class bit which allocated to PHY register 4H.	
PC2	28	1	IEEE1394a-2000 chapter [4.3.4.1]	
CMC	30	ı	Configuration manager capable setting This pin status will be loaded to Contender bit which allocated to PHY register 4H. 0: Non contender 1: Contender	
RESETB	55	1	Power-on reset input Connect to GND through a 0.1 µF capacitor. 0: Reset 1: Normal	
SPD	61	1	Speed select 0: MAX. S200 1: MAX. S400	

1.4 IC

Name	Pin No.	1/0	Function		
IC(AL)	29, 51	-	Internally Connected (Low Clamped)		
			Connect to GND,		
IC(DL)	3	-	Internally Connected (Low Clamped)		
			Connect to GND.		

1.5 Power Supply Pins

Name	Pin No.	1/0	Function
AVec	25, 31, 40, 47, 54	*	Analog power
AGND	24, 33, 35, 42, 49, 52, 53	-	Analog GND
DVec	4, 10, 20, 56, 60	~	Digital Ven
DGND	1, 7, 13, 16, 21, 57, 64	-	Digital GND

1.6 Other Pins

Name	Pin No.	VO.	Function	
TpBias0	41	0	Port 0 twisted pair output	
TpBias1	48	0	ort 1 twisted pair output	
RI1	34	-	Resistor connection pin1 for reference current generator Connect to GND through a 9.1 kΩ resistor.	
XI	23	-	Crystal oscillator connection XI	
xo	22	*	Crystal oscillator connection XO	
TEST	62	*	Test pin internally connected (Low clamped). Connect to GND.	

DVDR990 /0X1

9.9.2 IC7431: uPD72893





MOS INTEGRATED CIRCUIT **uPD72893**

IEEE1394 LINK LAYER CONTROLLER WITH DV CODEC

DESCRIPTION

The µPD72893 is an IEEE1394 link layer controller developed for digital AV systems and features an on-chip 32bit RISC CPU (V850E) for IEEE1394 processing.

This link layer controller has two stream interface channels to transmit/receive image data conforming to the IEC61883 Standard, such as MPEG and VD, and these channels can be independently used for transmission and reception. In addition, a total of 8 KB of FIFO buffer space is provided to transmit/receive isochronous signals. This buffer space can be allocated as transmit and receive FIFO buffers in 2 KB units.

The μPD72893 supports IEEE1394 bus control and AV/C commands via the on-chip CPU, as well as external control using either a serial or a parallel interface.

FEATURES

IEC61883 functions

- · Supports DVB. DSS, and DVCR formats.
- Supports AV/C commands (for D-VHS).

DV codec functions

Supports IEEE1394 DV

Video signal

NTSC 720 x 480 x 29.97 Hz (525-60 system)

PAL 720 x 576 x 25 Hz (625-50 system)

Audio signal

2 channels (48 kHz, 44.1 kHz, 32 kHz, 16 bits)

4 channels (32 kHz, 12 bits)

Supports digital AV signal

Video signal

ITU-R REC656

8 bits, Y/Cb/Cr 4:2:2 (Video CLK = 27 MHz)

Audio signal:

Audio PCM serial

Input 16-bit resolution MCK44, MCK48

Output LRCKO, BCKO

CPU functions

- 32-bit RISC CPU (V850E)
- . Operating frequency: 27 MHz input (@54 MHz internally)
- Memory : ROM 192 KB RAM 60 KB

Interface functions

- · Stream port (MPEG-TS, DV): 2 ports 8-bit parallel bus/serial bus support Asynchronous transfer format Maximum transfer rate: 13.5 Mbyte/s
- · Host interface

Parallel interface: 16-bit address/data separated type, ISA, 68000, and SH-1 selectable

- ROM interface
 - Flash ROM interface. SRAM is also connectable.
- EEPROM™ interface
 - For IEEE1394 configuration data
- General-purpose I/O ports: 11 (multiplexed with function pins)

Other functions

- Power-saving function (HALT mode and software STOP mode)
- Supply voltage: Peripheral 3.3 V ±0.3 V Internal 2.5 V ±0.2 V
- Package: 208-pin plastic QFP (FP)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability, and additional information.

OVERVIEW OF FUNCTIONS

Product Name	µPD72893			
IEEE1394 Link core	Conforms to IEEE1394-1995 and IEEE1394a-2000 Standards.			
	Supports data rates of 400 Mbps, 200 Mbps, and 100 Mbps.			
	Two FIFOs for ASYNC transmission/reception			
	Concatenate Isochronous transmission and asynchronous stream transmission are			
	possible.			
	Conforms to IEC61883.			
	CSR's and Config_ROM (RAM) that are frequently accessed incorporated so that			
	response_packet is automatically generated and transmitted by concatenate transfer.			
CPU core	32-bit RISC CPU (V850E)			
Internal ROM	192 KB			
Internal RAM	60 KB			
Parallel interface	- 16-bit address/data separated bus (select one mode from the following bus formats)			
	6800 (Motorola), ISA, SH-1			
Serial interface	- Asynchronous serial interface (UART) x 1 channel			
	- Clocked serial interface (CSI) x 1 channel			
External ROM connection function	- Page ROM/ROM flash ROM interface			
	- SRAM interface			
	- EEPROM interface			
Operating frequency	- 27 MHz clock input			
	- On-chip CPU: 54 MHz (generated by internal PLL from 27 MHz)			
	- IEEE1394 Link core: 49.152 MHz (operates on SCLK from PHY)			
Supply voltage	- Peripheral: Vec = 3.3 ±0.3 V			
	- Internal; Vpp = 2.5 ±0.2 V			
Package	208-pin plastic QFP (fine pitch) (28 x 28)			


4

NEC

μPD72893


BLOCK DIAGRAM

μPD72893 Block Diagram



 μ PD72893

DV Codec Unit Block Diagram



μPD72893

1. PIN FUNCTIONS

(1) Link-related pins

Pin Name	farne Pin No. I/O Function		Active	After Reset	Alternate Function	
LINKON	18	1	Link-on signal input. Clock input. Inputs 0 if LPS is active.		1	-
LPS	17	0	Link power status output Link power OFF : 0 Link power ON : 2.7 MHz pulse output (54 MHz host clock divided by 20)		0	444
LREQ	16	0	Link request output	-	٥	-
SCLK	15	ı	Clock input for Link control When LPS is active : 49.152 MHz input LPS = 0 : Fixed to 0		1	***
CTL[1:0]	12, 13	1/0	PHY/Link control signal I/O	-	1	
PHY_D[7:0]	2 to 4, 6 to 8, 10, 11	1/0	Data I/O between PHY and Link		1	
STREAM1[7:0]	26 to 19	1/0	ISO data bus of stream interface 1 Note	-	1	
PACKETEN1	27	1/0	Packet enable signal I/O to/from stream interface 1 Note	H/L	1	-
TSERROR1	28	1/0	Packet error signal I/O to/from stream interface 1 Note	H/L	1	_
TSRW1	29	1/0	Data read/write enable signal I/O to/from stream interface 1 Note	-	1	_
SYNC1	30	1/0	Frame sync signal I/O to/from stream interface 1 Note	H/L	ı	_
TSSUB1	32	1/0	Inputs the packet gap signal when the stream is input through the stream interface O:Not used. Connect this pin to Vee or GND via a resistor.		1	1000
STREAM2[7:0]	47 to 40	1/0	ISO data bus of stream interface 2 Note		1	VD[7:0]
PACKETEN2	33	1/0	Packet enable signal I/O to/from stream interface 2 Note		1	VSYNC
TSERROR2	34	1/0	Packet error signal I/O to/from stream interface 2 Note	H/L	I	HSYNC
TSRW2	36	1/0	Data read/write enable signal I/O to/from stream interface 2 Note		1	FLD
SYNC2	37	1/0	Frame sync signal I/O to/from stream interface 2. Note	H/L	1	_
TSSUB2	38	0	Not used. Leave open.	_	0	

Note When this signal is switched for transmission or reception to/from IEEE1394, it must be controlled that output does not conflict.

To prevent a floating state, connect a pull-up or pull-down resistor to this pin.

Remark. Active H/L: A high or low level can be selected as the active level.

 μ PD72893

(2) Video interface pins

Pin Name	Pin No.	1/0	Function	Active	After	Alternate
					Reset	Function
VCLKI	50	ŧ	Video clock input (27 MHz)			-
VCLKO	51	0	Video clock output (27 MHz)	-	-	-
VD[7:0]	47 to 40	1/0	Video data signal	_	_	STREAM2[7:0]
VSYNC	33	1/0	Vertical sync video signal Note	L	-	PACKETEN2
HSYNC	34	1/0	Horizontal sync video signal Note	L	naer .	TSERROR2
FLD	36	VO	Field index signal Note		-	TSRW2
VPWM	53	0	PWM signal for video PLL	-	-	

Note When this signal is switched for transmission or reception to/from IEEE1394, it must be controlled that output does not conflict.

(3) Audio interface pins

Pin Name	Pin No.	1/0	Function	Active	After Reset	Alternate Function
AMCLK48	104	L	Audio master clock input (for 48 kHz sampling frequency)	-		400
AMCLK44	103	ı	Audio master clock input (for 44.1 kHz sampling frequency)			dan.
AMCLKO	101	٥	Audio master clock output	-	-	494
PCM1	96	1/0	Audio PCM serial data Note With 2 channels: CH1 With 4 channels: CH1 or CH1 and CH2 mixed		•	-
PCM2	97	1/0	Audio PCM serial data Note With 2 channels: Mute With 4 channels: CH2	-	-	_
AEMP1	98	0	PCM1 emphasis ON/OFF for PCM1 output	Н	Ī	-
AEMP2	100	0	PCM2 emphasis ON/OFF for PCM2 output	Н	-	_
ALRCK	93	1/0	Audio LR clock Note L-ch; High R-ch; Low	-	-	-
ABCK	94	1/0	Audio bit clock Note	_	-	_
AFS[1:2]	48, 49	0	Audio sampling frequency AFS2 AFS1 44.1 kHz 0 1 48 kHz 0 0 32 kHz 1 0	-		
APWM	102	0	PWM signal for audio PLL	_	-	_

Note The input changes according to the switching of the encode/decode mode. It must be controlled so that the output does not conflict when the mode is switched.

To prevent a floating state, connect a pull-up or pull-down resistor to this pin.

 μ PD72893

(4) SDRAM interface pins

Pin Name	Pin No.	1/0	Function	Active	After Reset	Alternate Function
MCLK	77	0	CLK pin connection for SDRAM		-	-
MRAS	76	0	RAS pin connection for SDRAM		-	-
MCAS	75	0	CAS pin connection for SDRAM	_	-	-
MWE	74	0	WE pin connection for SDRAM	-	-	
MA[11:0]	92, 90 to 83, 81 to 79	0	Address pin connection for SDRAM	Sawe	учник	***.
MD[15:0]	73 to 69, 66 to 64, 62 to 57, 55, 54	1/0	Data pin connection for SDRAM These pins must be pulled up or down and then must be directly connected to the SDRAM pins.			-

(5) Host interface pins

(a) Parallel interface pins

Pin Name	Pin No.	1/0	Function	Active	After Reset	Alternate Function
CS	117	***	Parallel interface chip select input	L	1	-
RWZ	119	· ·	Parallel interface read/write control input ISA bus, SH-1 bus : Write strobe 68000 bus : Read/write select signal		1	-
IOR	120	-	Parallel interface IO read control input ISA bus, SH-1 bus : Read strobe 68000 bus : Data strobe (DS)	L	1	_
IOCHRDY	123	0	Parallel interface ready output	L	0	-
AD[10:1]	116 to 107	****	Parallel interface address input	-	1	***
P_D[15:0]	143 to 141, 139 to 132, 130 to 128, 126, 125	1/0	Parallel interface data input/output		1	
DMAREQ	122	0	DMA request output	L	0	SIO_CNTO
DMAACK	121	****	DMA acknowledge input for parallel interface	L	1	SIO_CNTI

 μ PD72893

(b) Serial interface pins

Pin Name	Pin No.	1/0	Function	Active	After Reset	Alternate Function
so	145	0	Serial transmit data output for clocked serial interface (CSI)	-	٥	P40
SI	146	1	Serial receive data input for clocked serial interface (CSI)	-	1	P41
SCK	147	0	Clock output for clocked serial interface (CSI)	-	0	P42
TXD	149	0	Serial transmit data output for asynchronous serial interface (UART)	-	0	P43
RXD	150		Serial transmit data input for asynchronous serial interface (UART)	-1000	1	P44
scs	151	0	Chip select output for clocked serial interface (CSI)	_	0	P45
SIO_CNTI	121	1	Control input for asynchronous serial interface (UART) Externally input data is loaded in synchronization with the end of RXD of UART.	-	1	DMAACK
SIO_CNTO	122	0	Control output for asynchronous serial interface (UART)	_	0	DMAREQ

(c) Others

Pin Name	Pin No.	1/0		Function	Active	After Reset	Alternate Function
INT	124	0	Interrupt outpu	it to external device	н	0	-
PSSEL[1:0]	106, 105			interface selection. select a parallel or serial interface as the ace. Selected interface Serial interface (UART) Parallel interface (ISA bus) Parallel interface (68000 bus) Parallel interface (SH-1 bus)			-

 μ PD72893

(6) Port pins

Pin Name	Pin No.	1/0	Function	Active	After Reset	Alternate Function
P30	204	1/0	Port 3.	-	1	_
P31	152		This is a 4-bit I/O port that can be set in the input or output			ma.
P32	153		mode in 1-bit units.			-
P33	154	1	P30 : Connect this pin to GND via a resistor. P32 : This pin outputs an interrupt to the external device to read the DV status. It cannot be used as a port pin when DV is used.			**
P34	155					
P40	145	1/0	Port 4.	-	1	so
P41	146		This is a 6-bit I/O port that can be set in the input or output			SI
P42	147		mode in 1-bit units.			SCK
P43	149	1	P40 to P45 are multiplexed with the pins described under the heading Alternate Function (they cannot be used as			TXD
P44	150					RXD
P45	151		general-purpose port pins).			scs

(7) External ROM connection pins

Pin Name	Pin No.	1/0	Function	Active	After Reset	Alternate Function
D[15:0]	196. 194 to 189. 186 to 178	1/0	External ROM data bus External ROM data bus used to access external ROM	-	.1	***
A[17:1]	175, 174, 172, 171, 169 to 167, 165 to 156	0	External ROM address bus External ROM address bus used to access external ROM. A space of 256 KB can be addressed.	-	0	
RDZ	176	0	ROM read This is a strobe signal that indicates a read cycle to the external ROM. It is inactive in the idle state.	L	0	
WRZ	177	0	ROM write This is a strobe signal that indicates a write cycle to the external ROM.	1_	0	444

μPD72893

(8) Clock and reset pins

Pin Name	Pin No.	1/0	Function	Active	After Reset	Alternate Function
RESETB	1		Reset. RESETB is asynchronous input. If a signal with a specified low-level width is input to this pin independently of the operating clock, a system reset is effected, taking precedence over all the other operations. This signal can also be used to clear the power-saving mode (HALT or software STOP), as well as for normal initialization and starting. Caution RESETB is active-low.	L	 	-uncuon
HS_CLK	202	erane.	Host clock. This pin inputs the clock that is to be supplied to the CPU core and internal peripheral I/O. This clock is input to the internal clock generator. An internal clock is generated according to the value of HCLKSEL and is supplied to the CPU core and internal peripheral I/O. Usually, input a clock of 27 MHz to this pin.	-	_	-
HCLKSEL	197	97	Host clock selection. This pin inputs the clock that is to be supplied to the CPU core and internal peripheral I/O. The relationship between the clock supplied by the HS_CLK pin (27 MHz) and the clock supplied to the CPU core and internal peripheral I/O is as follows: HCLKSEL Internal clock frequency PLL operation 0 54 MHz Multiplied by 2 1 Clock stops: PLL operation stops	-	-	-

μPD72893

(9) Power supply, ground, and others

Pin Name	Pin No.	1/0	Function	Active	After Reset	Alternate Function
3.3Voa	5, 31, 52, 63, 78, 95, 127, 140, 166, 187	-	3.3 V power supply. Supplies a positive voltage of 3.3 V to the I/O pins of the 3.3 V interface.	-	-	rime.
2.5V ₀₀	14, 67, 118, 170	1000	2.5 V power supply. Supplies a positive voltage of 2.5 V to the respective internal blocks.		440.	Anne
2.5GND 3.3GND	39. 91, 144. 195 9, 35, 56, 68, 82, 99, 131, 148, 173, 188	:	Ground. These are ground pins. Connect all GND pins to a common ground.	440	-	-
PLLAVoo	199		Analog power supply to multiplication circuit. Supplies a positive analog voltage to the PLL. Supply 2.5 V to this pin.	-	-	
PLLAGND	200	-	Analog ground for multiplication circuit. Analog ground pin for PLL.	-	-	_
PLLDV:::0	198	-	Digital power supply to multiplication circuit. Supplies a positive digital voltage to the PLL. Supply 2.5 V to this pin.	ation.	-	•
PLLDGND	201	-	Digital ground for multiplication circuit. Digital ground pin for PLL.	-		-
IC(L)	203, 205 to 207		Internally connected pins Directly connect these pins to ground.	-	-	
IFIROME	208	1	Internal ROM/external ROM select input 0: External ROM mode 1: Internal ROM mode	-	1	-

 μ PD72893

1.2 Connection of Unused Pins

The following table shows how to connect unused pins.

Table 1-1. Connection of Unused Pins (1/2)

Pin Name	1/0	interface	Recommended Connection of Unused Pin
PHY_D[7:0]	1/0	I/O Buffer (LVTTL) in 9 mA	Connect these pins to Vac or GND via a
CTL[1:0]		With Bus Holder	resistor.
SCLK	1	I/O Buffer (LVTTL) with bus holder	
LREQ	0	3-state Output Buffer (LVTTL) 9 mA	Leave open
LPS	0	Output Buffer (LVTTL) 9 mA	
LINKON	1	Input Buffer (LVTTL)	Connect these pins to Voc or GND via a
STREAM1[7:0]	1/0	I/O Buffer (LVTTL) 6 mA	resistor.
PACKETEN1			
TSERROR1			
TSRW1			
SYNC1			
STREAM2[7:0]			
PACKETEN2			
TSERROR2			
TSRW2			
SYNC2			
TSSUB1			
TSSUB2	0	Output Buffer (LVTTL) 6 mA	Leave open
P3[4:0]	1/0	I/O Buffer (LVTTL) Schmitt in 6 mA	Connect these pins to Vac or GND via a
P40/SO			resistor.
P41/SI			
P42/SCK			
P43/TXD			
P44/RXO			
P45/SCS			
A[17:1]	0	I/O Buffer (LVTTL) 6 mA	
RDZ	0	Output Buffer (LVTTL) 6 mA	Leave open
WRZ			
D[15:0]	1/0	I/O Buffer (LVTTL) 6 mA	Connect these pins to Vco or GND via a
AD[10:1]	1	Input Buffer (LVTTL)	resistor.
PSSEL[1:0]			
cs			
RWZ			
IOR			
DMAACK/SIO_CNTI	7		

 μ PD72893

Table 1-1. Connection of Unused Pins (2/2)

Pin Name	1/0	Interface	Recommended Connection of Unused Pin
INT	0	Output Buffer (LVTTL) 6 mA	Leave open
IOCHRDY			
DMAREQ/SIO_CNTO			
P_D[15:0]	1/0	I/O Buffer (LVTTL) 9 mA	Connect these pins to Voo or GND via a resistor.
IFIROME	ı	Input Buffer (LVTTL)	
HS_CLK			
HCLKSEL		·	
RESETB	1	Output Buffer (LVTTL) Schmitt	

DATA SHEET



μ PD78F0988A, 78F0988A(A)

8-BIT SINGLE-CHIP MICROCONTROLLERS

DESCRIPTION

The μ PD78F0988A and 78F0988A(A) are products in the μ PD780988 Subseries in the 78K/0 Series that have flash memory in the place of the internal ROM of the μ PD780988. Flash memory can be written or erased electrically with the device mounted on the board. Therefore, the μ PD78F0988A and μ PD78F0988A(A) are ideal for evaluation in system development, small-scale production, or systems likely to be upgraded frequently.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

μPD780988 Subseries User's Manual: U13029E 78K/0 Series Instruction User's Manual: U12326E

FEATURES

- . Pin-compatible with mask ROM version (except VPP pin)
- Flash memory: 60 KBNote 1
- · Internal high-speed RAM: 1024 bytes
- Internal expansion RAM: 1024 bytes^{Note 2}
- Operable in the same supply voltage range as the mask ROM version (Von = 4.0 to 5.5 V)
- Notes 1. The capacity of the flash memory can be changed with the internal memory size switching register (IMS).
 - The capacity of the internal expansion RAM can be changed with the internal expansion RAM size switching register (IXS).

Remark For the differences between the flash memory versions and the mask ROM versions, refer to

1. DIFFERENCES BETWEEN μ PD78F0988A AND MASK ROM VERSIONS.

ORDERING INFORMATION

Part Number	Package	Quality Grade
μPD78F0988ACW	64-pin plastic SDIP (19.05 mm (750))	Standard
		(for general electrical equipment)
µPD78F0988AGC-AB8	64-pin plastic QFP (14 × 14)	Standard
		(for general electrical equipment)
μPD78F0988AGC-8BS	64-pin plastic LQFP (14 × 14)	Standard
		(for general electrical equipment)
µPD78F0988AGC(A)-AB8	64-pin plastic QFP (14 x 14)	Special
		(for high-reliability electrical equipment)
μPD78F0988AGC(A)-8BS	64-pin plastic LQFP (14 x 14)	Special
		(for high-reliability electrical equipment)

For details of the quality grade and its application fields, refer to **Quality Grades on NEC Semiconductor Devices (C11531E)**.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




μPD78F0988A, 78F0988A(A)

OVERVIEW OF FUNCTIONS

item		Function					
Internal	Flash memory	60 KENODE T					
memory	High-speed RAM	1024 bytes					
	Expansion RAM	1024 bytes ^{Mole 2}					
Memory sp	ace	64 KB					
General-pu	irpose register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)					
Instruction	cycle	On-chip instruction execution time variable function					
		0.24 μs/0.48 μs/0.96 μs/1.9 μs/3.8 μs (@ 8.38 MHz operation with system clock)					
Instruction	set	• 16-bit operation					
		Multiply/divide (8 bits × 8 bits, 16 bits + 8 bits)					
		Bit manipulation (set, reset, test, Boolean operation)					
		BCD adjust, etc.					
I/O ports		Total: 47					
·		CMOS inputs: 8					
		• CMOS I/O: 39					
Real-time o	output ports	• 8 bits × 1 or 4 bits × 2					
		• 6 bits × 1 or 4 bits × 1					
A/D conve	ner	• 10-bit resolution × 8 channels					
		Power supply voltage: AVcc = 4.0 to 5.5 V					
Serial inter	face	UART mode: 2 channels					
		• 3-wire serial I/O mode: 1 channel					
Timer	german graph again ann an an an an an de dhùidhleadh ann ann an an an an an de dhùidhleadh ann ann ann an an a	• 16 bit timer/event counter; 2 channels					
		8-bit timer/event counter: 3 channels					
		• 10-bit inverter control timer: 1 channel					
		Watchdog times: 1 channel					
Timer outp	ut	11 (general-purpose outputs: 5, inverter control outputs: 6)					
Vectored	Maskable	Internal; 16, external: 8					
interrupt	Non-maskable	Internal: 1					
sources Software		1					
Power supply voltage		Vbb = 4.0 to 5.5 V					
Operating a	imbient temperature	TA = -40 to +85°C					
Package		• 64-pin plastic SDIP (19.05 mm (750))Note 3					
		• 64-pin plastic QFP (14 × 14)					
		• 64-pin plastic LQFP (14 × 14)					

- Notes 1. The capacity of the flash memory can be changed with the internal memory size switching register (IMS).
 - The capacity of the internal expansion RAM can be changed with the internal expansion RAM size switching register (IXS).
 - 3. Standard quality grade products only.

BLOCK DIAGRAM





μPD78F0988A, 78F0988A(A)

3. PIN FUNCTIONS

3.1 Port Pins

Pin Name	1/0	Function	After Reset	Alternate Function
P00	1/0	Port 0	Input	INTP0/TOFF7
P01		4-bit I/O port		INTP1
P02	****	Input/output can be specified in 1-bit units.		INTP2
P03		Use of an on-chip pull-up resistor can be specified by		INTP3/ADTRG
		software setting.		
P10 to P17	input	Port 1	Input	ANIO to ANI7
		8-bit input only port		
P20	1/0	Port 2	Input	RxD00
P21		7-bit I/O port		TxD00
P22	0.00	Input/output can be specified in 1-bit units.		RxD01
P23		Use of an on-chip pull-up resistor can be specified by		TxD01
P24		software setting.		TI50/TO50
P25	277			TI51/TO51
P26				TI52/TO52
P30 to P37	1/0	Port 3 8-bit I/O port Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by software setting.	Input	RTP0 to RTP7
P40 to P47	1/0	Port 4 8-bit I/O port Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by software setting.	Input	AD0 to AD7
P50	1/0	Port 5	Input	-
P51		8-bit I/O port		SCK
P52		input/output can be specified in 1-bit units.		SI
P53		LEDs can be driven directly.	1	so
P54	_	Use of an on-chip pull-up resistor can be specified by		INTP4TI000/T000
P55	••••	software setting.	**************************************	INTP5/TI010
P56			1 1 1 1	INTP6/TI001/T001
P57				INTP7/TI011
P64	1/0	Port 6	Input	RD
P65		4-bit I/O port		WR
P66	-	Input/output can be specified in 1-bit units.		WAIT
P67		Use of an on-chip pull-up resistor can be specified by software setting.	***************************************	ASTB

μPD78F0988A, 78F0988A(A)

3.2 Non-Port Pins (1/2)

Pin Name	1/0	Function	After Reset	Alternate Function	
INTPO	Input	External interrupt request input for which the valid edge	Input	P00/TOFF7	
INTP1		(rising edge, falling edge, or both rising and falling	Input	P01	
INTP2		edges) can be specified	Input	P02	
INTP3			Input	P03/ADTRG	
INTP4			Input	P54/TI000/TO00	
INTP5			Input	P55/TI010	
INTP6			Input	P56/T1001/TO01	
INTP7			Input	P57/TI011	
TI50	Input	External count clock input to 8-bit timer/event counter 50	Input	P24/TO50	
TI51	·	External count clock input to 8-bit timer/event counter 51	Input	P25/TO51	
T/52		External count clock input to 8-bit timer/event counter 52	Input	P26/TO52	
T1000		External count clock input to 16-bit timer/event counter 00 Capture trigger input to capture register (CR000, CR010) of 16-bit timer/event counter 00	Input	P54/INTP4/TO00	
T1010		Capture trigger input to capture register (CR900) of 16-bit timer/event counter 00	Input	P55/INTP5	
TI001		External count clock input to 16-bit timer/event counter 01 Capture trigger input to capture register (CR001, CR011) of 16-bit timer/event counter 01	Input	P56/INTP6/T00I	
TI011		Capture trigger input to capture register (CR001) of 16-bit timer/event counter 01	Input	P57/INTP7	
TO50	Output	8-bit timer/event counter 50 output	Input	P24/TI50	
TO51	4	8-bit timer/event counter 51 output	Input	P25/T151	
TO52		8-bit timer/event counter 52 output	Input	P26/Ti52	
TO00		16-bit timer/event counter 00 output	Input	P54/INTP4/TI000	
TO01		16-bit timer/event counter 01 output	Input	P56/INTP6/T1001	
RTP0 to RTP7	Output	Real-time output port that outputs pulses in synchronization with trigger signals outputs from the real-time pulse unit	Input	P30 to P37	
TxD00	Output	Asynchronous serial interface serial data output	Input	P21	
TxD01			Input	P23	
RxD00	Input	Asynchronous serial interface serial data input	Input	P20	
RxD01			Input	P22	
SCK	1/0	Serial interface serial clock input/output	Input	P51	
SI	Input	Serial interface serial data input	Input	P52	
so	Output	Serial interface serial data output	Input	P53	
ANI0 to ANI7		A/D converter analog input	Input	P10 to P17	
ADTRG	Input	External trigger signal input to the A/D converter	Input	P03/INTP3	
TO70 to TO75		Timer output for the 3-phase PWM inverter control	Hi-Z		
TOFF7	Input	Timer output (TO70 to TO75) stop external input	Input	P00/INTP0	
AD0 to AD7	1/0	Address/data bus for expanding memory externally	Input	P40 to P47	
RD TO ADT	Output	Strobe signal output for reading from external memory	Input	P64	
WR		Strobe signal output for writing to external memory	Input	P65	
WAIT	Input	Wait insertion at external memory access	Input	P66	
ASTB	Output	Strobe output that externally latches address information output to ports 4 and 5 to access external memory	Input	P67	
AVer	Input	A/D converter reference voltage input	_	-	
AV _{DD}	_	A/D converter analog power supply		<u> </u>	

μPD78F0988A, 78F0988A(A)

3.2 Non-Port Pins (2/2)

Pin Name	1/0	Function	Atter Reset	Alternate Function	
azVA	_	A/D converter ground potential		_	
RESET	Input	System reset input	-	_	
X1	Input	Connecting crystal resonator for system clock oscillation	AM4-	****	
X2	-				
V _{DO®}	-	Positive power supply for ports	see:		
Vssa	_	Ground potential for ports	***	Amm.	
Voor	_	Positive power supply except for ports		_	
V561	-	Ground potential except for ports			
VPP	-	High-voltage application during program write/verify. In the normal operation mode, connect directly to Vsso.	-	***	

μPD78F0988A, 78F0988A(A)


3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The I/O circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the I/O circuit configuration of each type, refer to Figure 3-1.

Table 3-1. Types of Pin I/O Circuits

Pin Name	I/O Circuit Type	1/0	Recommended Connection of Unused Pins
P00/INTP0/TOFF7	8-C	1/0	Input: Independently connect to Vsso via a resistor.
P01/INTP1			Output: Leave open
P02/INTP2			
P03/INTP3/ADTRG			
P10/ANI0 to P17/ANI7	25	Input	Independently connect to Vone or Vase via a resistor.
P20/RxD00	8-C	1/0	Input: Independently connect to Voou or Visse via a
P21/TxD00	5-H		resistor.
P22/RxD01	8-C	***	Output: Leave open.
P23/TxD01	5-H		
P24/TI50/TO50	8-C		
P25/TI51/TO51			
P26/TI52/TO52			
P30/RTP0 to P37/RTP7	5-H		
P40/AD0 to P47/AD7		***	
P50	-		
P51/SCK	8-C		
P52/SI	5- H		
P53/SO	1		
P54/INTP4/TI000/TO00	1000		
P55/INTP5/TI010	300		
P56/INTP6/TI001/TO01	gara som on o		
P57/INTP7/Ti011			
P64/RD	***************************************		
P65/WR	***************************************		
P66/WAIT	-		
P67/ASTB	-		
TO70 to TO75	4	Output	Leave open.
RESET	2	input	
AVod	-	-	Connect to Voos,
AVest			Connect to Vsss.
AVss			
Ve*			Connect directly to Vsso.


9.9.4 IC7605: BU2288FV



HM	Products semiconductor le	C BU2288FV Page
lanation forminal function		
PIN No.	PIN NAME	FUNCTION
1	V002	Digital VOD for 27MHz clock curtput
2	VSS2	Digital GND for 27MHz clock output
3	QJK27M	27MHz clock output
4	TEST	Output for test
5	AVDD	Analog VOO
6	AVSS	Analog GND
7	XTALOUT	Standard crystal output
8	XTALIN	Standard crystal input
9	ака	clock output: (FSEL1=Open: 16, 9344MHz, FSEL1=L:36, 864MHz.
10	CLK512FS	cleck output: (FSEL1=Open: 22. 5792MHz, FSEL1=L: 24. 576MHz
11	DVSS	Digital ONO
12	DMOD	Digital VOO
13	CLK16M	16, 9344MHz clock output
14	FSEL1	Ourtput: select :with pull-up Open: 16. 934*MHz (9pin), 22. 5792*Hz (10pin) L :36. 864*Hz (9pin), 24. 576*Mz (10pin)
	U KSSM	33. 8688MHz clock output

Œ

16




Date 5/Sep./'00

Specification No. TSZ02201-B12288V-1-2

Output enable (open:enable, Lidisable) :with pull-up

9.9.5 IC7604: BA7082F

ROHM	Prosent conductor 1	(C T	Abe BY	47082F		P997	8
STRUCTURE	Silicon Monolithic	: Integrate	d Circuits				
TYPE	BA7082F						
		2.40					
	Fig-1 (Plastic mo						
BLOCK DIAGRAM	Fig-2 (Block Diag	ram)					
Function	VCO with sencitivi Frequency demultin		ent function	and 1/2			
Features	 It is possible to (Resistor and Car 		equency by e	xternal part	6		
	 It is possible to resistor.Because adjustment. 						
	· It is possible to Frequency demulti		tput by SW.B	ecause it has	1/2		
	· It has a pin to a	djust fo.					
	· Built-in three sw sensitivity.	itching cir	rauits for cl	nanging Frequ	ency		
Absolute Maximu	m Ratings (Ta=25	5°C)					
	Parameter	Symbol	Lím	its	Unit		
***************************************	Supply voltage	Vcc max	7.	0	V		
P	ower dissipation	Pd	※ 50	0	mW		
a	perating temp range	Topr	-20~	70	°C		
·	torage temp range	Tstg	-55~	125	°C		
	at put on Glass epxy To use at temperatur				omW∕°C.		
O ₁	perating suppply vol	tage range	Vcc	4.5~	5.5	V	
© 1	This product is not (
	-/3 1		y patent or other	the use of any circ right, and makes no			are
oftenhir Check	and Approval by 45. Mar. b	Date '95/	/ 2/28	Specification	Rev.	A	
dia is lost	101111111	ROHM CO	170	Specification No.	TSZ02201-		



R	DHM	Produc		and cotor 1	Туре	DA7092E	Page 7 / 8
1 90			Semic	conductor I	.4	BA7082F	11/8
No.	Symbol	IN	out	normal Voltage	Internal pin o		Description
1	SW1			L 0.1V	0~0-	Loc	n 1-3 are output pins at GIC parts for adjustment equency sencitivity.
2	SW2		0	- OPEN	MAN A CONTRACTOR MAN AND A CON	The	ese pins are open
3	SW3			5V		ļ.	
4	BW			Madellatura della describizzazione della d	4, (5)—W—	l los	n 4.5 are input pins at gic parts for adjustment equency sencitivity.
5	вwв						
6	1/2FB		PRINCEPORT OF THE PRINCEPORT O		1 K	par fre che dem	to 6 is input pin at LOGIO ts for adjustment equency sencitivity and anging 1/2 Frequency aultuplier. is through output.and "l 1/2 Frequency aultiplier output.
			entropologia de la composição de la comp		V-C.	ordinan.	Output.
7	Fout		0	3.6V	9	- (7)	
8	GND	400007	66667	ov	GND ±	GND	
9	FADJ		•	2.5V	- WA (B)	f0 If osc	9 is a pin to adjust f0 is possible to adjust by added resistor(RADJ) Value of RADJ down. illation frequency up. e to RADJ>22kΩ).
		i		Da	** '95/ 2/28	Specification	
				pr	OHM CO., LTD.	Specification No.	TSZC2201-BA7082F-1-2

R	DHM	Produ		onductor 1	Page 8/8		
No.	Symbol	IN	OUT	normal Voltag	Internal pin configuration	n Description	
10	vcc	_	_	5.0٧	vcc	VCC	
11	CT2	To the state of th		1.9V	120 \$	Pin 11,12 are added capasitor pins for oscillation. Use to added capacitor between CT1 and CT2. If value of capacitor down, oscillation frequency up.	
12	CT1	An annanch descriptions			45.9 W	Pin13 is control pin for	
13	VCTL	0		2.5V	10 K 20 K 2	VCO. A regular this pin connect pin14(VO).	
14	VO		0	2.5V	950 4 0 35 9 u A	Pin14 is output pin at Amlplfier for sencitivity ajdustment. Adjustment amplifier GAIN b added resistor.	
15	IN2	0	A LANGUIGH	2.5V	(S).M.	Pin15,16 are input pins at amplifier for sencitivity adjustment. In1; normal input In2; inversion input	
16	IN1		TALATE OF THE AT		103 0 70uA		
CONTRACTOR OF CO							
				Da	te '95/ 2/28 Specificati	ion	
	•			R/	DHM CO., LTD. Specificate	on No. TSZ02201-BA7082F-1-2	

9.10 List of Abbreviations

Digital Board

- +12V
- +12V Power Supply
- +2V5_FLI
- +2V5 Power Supply for FLI
- +2V5_PLL
- +2V5 Power Supply for PLL
- +3V3
- +3V3 Power Supply
- +3V3_ANA
- +3V3 Power Supply Analogue
- +3V3_DD
- +3V3 Power Supply Digital
- +3V3_FLI
- +3V3 Power Supply for FLI
- +5V
- +5V Power Supply
- +5V_BUFFER
- +5V Power Supply for Video Filters
- 5508_HS
- Horizontal Synchronisation from Host Decoder to Progressive

DVDR990 /0X1

- Scan
- 5508_ODD_EVEN
- Odd Even control from Host Decoder to Progressive Scan
- -5V Power Supply
- -5V_BUFFER
- -5V Power Supply for Video Filters
- A_EMPRESS(13:0)
- EMPRESS address output to SDRAM
- ACC_ACLK_OSC
- Audio Clock PLL output sync with incoming video for record
- ACC_ACLK_PLL Audio Clock PLL output for play back
- ACLK_EMP
- EMPRESS audio clock output
- AD_ACLK
- Audio Decoder Clock
- AD_BCLK
- Audio Decoder I2S bit clock
- AD_DATAO
- Audio Decoder Output data (PCM)
- AD_SPDIF33
- Audio digital output to the analog board
- AD_WCLK
- Audio Decoder I2S word clock
- AE_ACLK
- Audio Encoder Clock
- AE_ACLK_OEN
- Audio Encoder Clock Output Enable
- AE_BCLK
- Audio Encoder I2S bit clock
- AE_BCLK_DV
- Audio Encoder I2S bit clock to DVIO
- AE_BCLK VSM
- Audio Encoder I2S bit clock to VSM
- AE_DATAI
- Audio Encoder Input data (PCM)
- AE_DATAL DV
- Audio Encoder Input data (PCM) from DVIO
- AE_DATAO
- Audio Encoder Output data (PCM)
- AE_WCLK
- Audio Encoder I2S word clock
- AE_WCLK DV
- Audio Encoder I2S word clock to DVIO
- AE_WCLK_VSM
- Audio Encoder I2S word clock to VSM
- ANA_WE
- Analogue write enable
- ANA_WE_LV
- Analogue write enable Low Voltage

- B_IN_VIP
- Video blue input to Video Input Processor
- B OUT
- Video blue output from Host Decoder
- B_OUT_B
- Filtered blue video output
- Bank Address
- BCLK_CTL_SERVICE
- Bitclock control Service Interface
- BE_BCLK
- Basic Engine I2S bit clock
- BE_BCLK_VSM
- Basic Engine I2S bit clock to VSM
- BE CPR
- Basic Engine Control Processor ready to accept data
- BE_DATA_RD
- Basic Engine Data read
- BE_DATA_WR
- Basic Engine Data write
- BE_FAN
- Basic Engine FAN
- BE_FLAG
- Basic Engine error flag
- BE IRQN
- Basic Engine interrupt request
- BE LOADN
- Basic Engine LOAD(LOW active)
- BE RXD
- Basic Engine S2B received data
- BE_SUR
- Basic Engine servo unit ready to accept data (S2B)
- BE SYNC
- Basic Engine sector/abs time sync BE TXD
- Basic Engine S2B transmitted data
- BE_V4 Basic Engine versatile input pin
- BE_WCLK
- Basic Engine I2S word clock
- C_IN
- Video Chrominance input
- C IN VIP
- Chrominance input to Video Input Processor
- Chrominance output from Host Decoder
- C OUT B
- Filtered Chrominance output
- CAS
- Column Address strobe
- CB_OUT(9:0)
- Chrominance Blue out
- CLK4
- SDRAM clock
- **CPUINTO**
- Control processor unit interrupt
- CPUINT1
- Control processor unit interrupt
- CR_OUT(9:0)
- Chrominance Red out
- CTS1P
- Clear to send (Service Interface)
- CVBS_OUT
- Composite video output out of the Host Decoder CVBS_OUT_B
- Filtered Composite video output
- CVBS_OUT_B_VIP Composite video output to Video Input Processor(digital board
- video loop)
- CVBS_Y_IN
- Composite video/Luminance input
- CVBS_Y_IN_A
- Composite video/Luminance input to Video Input Processor CVBS_Y_IN_B
- Composite video/Luminance input to Video Input Processor

9.

CVBS_Y_IN_C

Composite video/Luminance input to Video Input Processor

D_ADDR(10:0) Address bus D DATA(29:0) Data bus

D EMPRESS(15:0)

SDRAM data input/output of EMPRESS

D PAR D(7:0)

Front-end parallel interface data (record)

D PAR DVALID

Front-end parallel interface data valid

D PAR REQ

Front-end parallel interface request

D PAR STR

Front-end parallel interface strobe

D PAR SYNC

Front-end parallel interface sync

DV IN CLK

Digital Video in clock from DVIO board

DV IN DATA(7:0)

Digital Video in data bus from DVIO board

DV IN HS

Digital Video in horizontal synchronisation from DVIO board

DV IN_VS

Digital Video in vertical synchronisation from DVIO board

EMI A(21:1)

External Memory Interface Address Bus(Host Decoder)

EMI BEON

External Memory Interface Lower byte enable(Host Decoder)

EMI_BE1N External Memory Interface Upper byte enable(Host Decoder)

EMI_CASON

External Memory Interface SDRAM column address strobe(Host Decoder)

EMI_CE1N

External Memory Interface VSM Lower bank enable

EMI CE2N

External Memory Interface VSM Higher bank enable

EMI CE3N

External Memory Interface flash IC's enable

EMI_D(15:0)

External Memory Interface Data Bus(Host Decoder)

EMI_PROCCLK

External Memory Interface Processor Clock(Host Decoder)

EMI RWN

External Memory Interface Read/Write control signal(Host

Decoder) EMI WAIT

External Memory Interface Wait state request(Host Decoder)

EMPRESS_BOOT

EMPRESS BOOT select input

EMPRESS IRQN

EMPRESS Interrupt request output

FLASH OEN

FLASH output enable control signal

G IN VIP

Video green input to Video Input Processor

G_OUT

Video green output from Host Decoder

G_OUT_B

Filtered green video output from Host Decoder

GNDD Digital Ground HD_M_AD(13:0)

Host Decoder SDRAM address bus

HD M CASN

Host Decoder SDRAM column address strobe

HD_M_CLK

Host Decoder SDRAM clock

HD_M_CS0N

Host Decoder SDRAM chip select

HD_M_DQ(15:0)

Host Decoder SDRAM data bus

HD_M_DQML

Host Decoder SDRAM data mask enable(Lower)

HD M DQMU

Host Decoder SDRAM data mask enable(Upper)

HD M RASN

Host Decoder SDRAM row address strobe

HD M WEN

Host Decoder SDRAM write enable

HSOUT

Horizontal synchronisation OUT

ION

Inverted ON: Enable the power supply for the digital board

when LOW IRESET_DIG

Initialisation of the digital board, HIGH when power ON

JTAG3_TCK JTAG Test Clock JTAG3_TD_VIP_TO_VE

JTAG Transmitted Data Video Input Processor to Video

Encoder

JTAG3 TD VSM TO VIP

JTAG Transmitted Data Versatile Stream Manager to Video

JTAG3_TMS JTAG Test Mode Select

Input Processor

JTAG3_TRSTN JTAG Test part ResetN

LOAD_DVN

LOAD Digital Video(LOW active)

MUTEN Mute enable MUTEN_LV

Mute enable Low Voltage P_SCAN_YUV(7:0)

Progressive Scan digital video bus

R_IN_VIP

Video Red input to Video Input Processor

R_OUT

Video Red output from Host Decoder

R_OUT_B

Filtered Red Video output from Host Decoder

RAS Row Address Strobe

RESETN Reset Host Decoder

RESETN_BE System reset basic engine (buffered)

RESETN_DVIO

System reset Digital Video Input Output (buffered)

RESETN_VE

System reset Video Encoder

ROMH_CEN Flash 2 chip enable ROML_CEN Flash 1 chip enable

RSTN_BE

Reset control of basic engine

RSTN_DVIO

Reset control of DVIO

RTS1P

Ready To Send data to service serial interface

Receive data from service serial interface

SCL I2C bus clock

SD_CASN SDRAM Column Address strobe output (acive LOW)

SD_CLK

SDRAM clock output

SD_CLKE

SDRAM clock enable output

SD_CSN SDRAM SD_DQM(1:0)

SDRAM data mask enable output

SD_RASN

SDRAM row address strobe output

DVDR990 /0X1

SD WEN

SDRAM write enable output

SDA

I2C bus data SEL_ACLK1

Select audio clock(playback)

SM CS3N

SRAM chip select

SM_LBN

SRAM lower bank

SM OFN

SRAM output enable

SM_UBN

SRAM upper bank

SM WEN

SRAM write enable

SMA(17:0)

SRAM address output

SMD(15:0)

SRAM data input/output SYSCLK EMPRESS

System clock EMPRESS

SYSCLK PROGSCAN

System clock Progressive Scan

SYSCLK VSM 5508

System clock VSM and Host decoder

TX1P

Transmit data to service serial interface

U_IN

Video U input U_IN_VIP

Video U input to Video Input Processor

V_IN

Video V input V_IN_VIP

Video V input to Video Input Processor

VCC3 CLK BUF

Power supply 3V3 clock buffer

VCC3 VSM

Power supply 3V3 Versatile Stream Manager

VCC3_VSM_MEM

Power supply 3V3 Versatile Stream Manager Memory

VCC5 4046

Power supply 5V to PLL IC

VDD_125

Power supply 5V to buffer 7202

VDD_CORE

Sti5508 Core supply voltage 2.5V

VDD_EMP

Empress supply voltage 3.3V

VDD_EMP_CORE

Empress Core supply voltage 2.5V

VDD_FLASH_H

Flash 7301 supply voltage

VDD_FLASH_L

Flash 7302 supply voltage

VDD_LVC32

Power supply LVC32

VDD_PCM

Power supply Audio decoder of Sti5508

VDD_PLL

Power supply PLL audio decoder of Sti5508

VDD_RGB

Power supply video encoder of Sti5508

VDD_STI

Power supply of Sti5508

VDD_YCC

Power supply video encoder of Sti5508

VDD5_MK2703

Power supply MK2703

VDD5_OSC

Power supply Oscillator

VDDA 1A_7118

Power supply for analog input of VIP

VDDA2A_7118

Power supply for analog input of VIP

VDDA3A_7118

Power supply for analog input of VIP

VDDA4A_7118

Power supply for analog input of VIP

VDDE_7118

Power supply digital for peripheral cells of VIP

VDDI_7118

Power supply digital for core of VIP

VDDX_7118

Power supply for crystal oscillator of VIP

VE_DATA(7:0)

Video Encoder data Bus

VE_DSN

Video Encoder Data Strobe

VE_DTACKN

Video Encoder Data Transfer acknowledge

VIP_ERROR

Video Input Processor error

VIP_FB

Video Input Processor Fast Blanking

VIP FID FF

Video Input Processor field indentifier to Flip Flop

VIP HS

Video Input Processor horizontal synchronisation

VIP ICLK

Video Input Processor input Clock

VIP_IDQ

Video Input Processor output data qualifier

VIP IGP1

Video Input Processor input general purpose 1

VIP_INT

Video Input Processor interrupt

VIP RTS1

Video Input Processor ready to send VIP_VS

Video Input Processor vertical synchronisation

VIP_YUV(7:0)

Video Input Processor digital video(CCIR 656)

VS IN

Vertical synchronisation IN

VSM_M_A(13:0)

Versatile Stream Manager SDRAM address bus

VSM_M_CASN

Versatile Stream Manager SDRAM column address strole

VSM_M_CLKEN

Versatile Stream Manager SDRAM clock enable

VSM_M_CLKOUT

Versatile Stream Manager SDRAM clock out

VSM_M_D(15:0)

Versatile Stream Manager SDRAM data bus

VSM_M_LDQM

Versatile Stream Manager SDRAM lower data mask enable

VSM_M_RASN

Versatile Stream Manager SDRAM row address strobe

VSM_M_UDQM

Versatile Stream Manager SDRAM upper data mask enable

VSM_M_WEN Versatile Stream Manager SDRAM write enable

VSM_UART1_CTSN

Versatile Stream Manager UART1 clear to send to analog board (UART1 is gateway to analog board)

VSM_UART1_RTSN

Versatile Stream Manager UART2 clear to send to DVIO to ard

(UART2 is gateway to DIVIO board)

VSM_UART1_RX

Versatile Stream Manager UART1 ready to send to analog

board VSM_UART1_TX

Versatile Stream Manager UART2 ready to send to DVIO

VSM_UART2_CTSN

Versatile Stream Manager UART1 received data to analog

board

VSM_UART2_RTSN

Versatile Stream Manager UART2 received data to DVIO

board

VSM_UART2_RX

Versatile Stream Manager UART1 transmitted data to analog

VSM_UART2_TX

Versatile Stream Manager UART2 transmitted data to DVIO

board

VSOUT

Vertical synchronisation OUT

WE

Write Enable

Y_IN

Luminance input from analog board

Y_OUT

Luminance output from Host Decoder

Y_OUT_B

Filtered luminance output

YY_OUT(9:0)

Luminance output from FLI

Divio 1.8 Board

2V5

+2V5 Power supply for Link+Codec IC7431

3V3

+3V3 Power supply

3V3_A

+3V3 Analog power supply for PHY IC7400

3V3 D

+3V3 Digital power supply for PHY IC7400

3V3 DLY

+3V3 Power supply for IC7500

3V3 LINK

+3V3 Power supply for Link+Codec IC7431

3V3 F

+3V3 Power supply for optional Flash memory IC7432

3V3 RAM

+3V3 Power supply for SDRAM IC7430

3V3 uP

+3V3 Power supply for Micro-controller IC7802

3V3 32kHz

+3V3 Power supply for audio format adaptation circuitry

IC7507 & IC7508

3V3_AC

+3V3 Power supply for audio system clock generator IC7605 &

IC7606

+5V

+5V Power supply

5V PLL

+5V Power supply for VCO of audio PLL IC7604

A(1:17)

Flash adress lines of uPD72893

A_MUTE

Audio Mute

ABCK

Audio Bit Clock

AD(1:10)

Address bus lines for Host I/F of Link+Codec IC7431

AEMP1

PCM1 emphasis ON/OFF for PCM1 output

AFS1

Audio sampling frequency indication signal

ALRCLK

Audio Word Select

AMCLK44

11,2896MHz (=256*44.1kHz) audio master clock signal for

44.1kHz audio

AMCLK48

12,288MHz (=256*48kHz) audio master clock signal for 32kHz

and 48kHz audio

APWM

PWM signal for audio PLL

BUFENn_AUD

Buffer Enable Audio

BUFENn_VID

Buffer Enable Video

CLK27M CON

27MHz Clock to Digital Board

Parallel interface chip select input of Link+Codec IC7431

CTL(0:1)

Link interface control lines

CTSN

Clear to Send

D(0:15)

Flash data lines of Link+Codec IC7431

DV_STATUS

Interupt pin for reading DV-status

HS CLK

Video clock input of Link+Codec IC7431

Interrupt request output of Link+Codec IC7431 (input to Micro-

Controller)

Parallel interface IO read control input of Link+Codec IC7431

ISPN

In System Programming signal (used for programming IC7802)

LKON

Link-on signal output

LPS

Link power status input

LREQ

Link request input

MA(0:10)

SDRAM adress lines of Link+Codec IC7431

MCAS

SDRAM column address strobe signal

MCLK

SDRAM clock signal

MD(0:15)SDRAM data lines of Link+Code: IC7431

MRAS

SDRAM row-address strobe signal

MWE

SDRAM write enable signal PCM₁

Audio Serial Data Output of Link+Codec I07431 PCM1_NEW

"MSB justified" to I2S converted audio serial data; audio serial data input of audio DA0

UDA1334A

PD(0:15)

Data bus lines for Host I/F of Link+Codec C7431

PHY_D(0:7)

Data bus connection between PHY and LNK clevice

RESETn

DVIO board reset

RESET FM Reset signal driven by Flashmaster programm ing device

Reset input of Link+Codec IC7431

RTSN

Request to Send

RWZ

Parallel interface read/write control input of Link+Codec

IC7431

RXD

Receive Data

SCLK

Link control output clock

TXD

Transmit Data

+10V switchable programming voltage of nicrocontroller

YUV(0:7) Digital Video

10. Spare parts list

Mec	hanical		1150	2422 086 10947	PROT DEV 65V 250MA PSC	3156 3157	4822 050 21003 4822 116 83884	
Vario	us		1153 1156		CST12,00MTW-TF01 BUZZER PIEZO CB13PA-X5	3158	4822 051 30223	22k 5% 0.062W 5k6 5% 0.063W 0603 RC21
0000	0104 107 10000	CONNECTOR FRONT	1159	4822 276 13732	SWITCH TACT PUSH			RST SM
0060	3104 127 13600	CONNECTOR FRONT ASSY 985/EUR	1160 1162		SWITCH TACT PUSH SWITCH TACT PUSH	3160	2322 704 65608	RST SM 603 RC22H 5Ω6 PM1
0065	3104 127 13450	TRAY FRONT ASSY COMPLETE	1163	4822 276 13732	SWITCH TACT PUSH	3161		68k 5% 0.062W
0081	9305 025 82001	BASIC ENGINE VAE8020	1167 1168		SWITCH TACT PUSH SWITCH TACT PUSH	3162 3163		68k 5% 0.062W 10k 5% 0.062W
0151	3104 127 13320		1169		SWITCH TACT PUSH	3164	4822 050 21003	
0191 0197	3104 124 07455 3104 123 30002	FILTER AIR INLET BOTTOM	1170		SWITCH TACT PUSH SWITCH TACT PUSH	3165		2k2 5% 0.062W
0198		FILTER AIR INLET COVER	1171 1174		SWITCH TACT PUSH	3166 3167	4822 116 83876 4822 116 83876	
0199		DC BRUSHLESS FAN				3168	4822 116 52175	100Ω 5% 0.5W
0251 0252		FOOT SILVER ASSY FOOT SILVER ASSY				3169 3171	4822 051 30103	10k 5% 0.062W 2k2 5% 0.062W
0253	3104 127 10740	FOOT SILVER ASSY		4000 404 44040	DO - F 000/ 401/	3172	4822 051 30472	
0254		FOOT SILVER ASSY USER MANUAL DVDR990/	2140 2150	4822 124 11946 4822 124 80231		3173	4822 051 30103	
00002	0104 123 24321	EU	2151	4822 126 14305	100nF 10% 16V 0603	3174 3177	4822 051 30475 4822 051 30102	4M7 5% 0.062W
0309▲	3104 125 24541	USER MANUAL DVDR990/	2152 2154	4822 121 43526	47nF 5% 250V 330μF 20% 16V	3178	4822 051 30222	
0312	3104 129 24672	NORDIC QRC-ASSY DVDR980/985	2155		100nF 10% 16V 0603	3180 3182	4822 051 30103	
		NORDIC	2156		0603 50V 100NP80M	3183	4822 051 30152 4822 051 30222	
0370	9307 002 60013	DVD-RW DISK DVDRW/013 B	2157 2158		10nF 10% 50V 0603 100nF 10% 16V 0603	3186	4822 051 30102	
0371	9307 002 60014	DVD +R TEST DISC	2159	2238 586 59812	0603 50V 100NP80M	3187 3188	4822 051 30222 4822 051 30472	
1001▲	3104 128 08600	DVDR DIG. BOARD 1.5 EU	2160 2161		100nF 10% 16V 0603	3189	4822 051 30103	
1002▲	3122 427 22711	MP3/6H POWER SUPPLY KIT	2165		100nF 10% 16V 0603 10nF 10% 50V 0603	3190		47k 1% 0.063W 0603
		DVDR ANAL.BOARD E1.5	2167	4822 126 13881		3192 3193	4822 051 30102 4822 051 30103	
1005	2102 600 60260	DSM PWB DVIO GEN.1.8 ASSY	2168 2169		100pF 2% 63V 1206 10nF 10% 50V 0603	3194	4822 051 30222	2k2 5% 0.062W
8001		CWAS SPLIT FLEX 22 70	2170		10nF 10% 50V 0603	3197 3999	4822 051 30472 4822 117 12842	4k7 5% 0.062W
		32S	2171		220nF 20% 16V	3333	4022 117 12042	
8002	3104 157 11641	CWAS SPLIT FLEX 22 70 32S	2173 2174		10nF 10% 50V 0603 100nF 10% 16V 0603			
8003	3104 157 11790	CWAS SPLIT FLEX 30 100	2175	3198 017 41050	0603 10V 1μF COL R			
8004	2104 1 57 11 521	32S	2177 2179		10nF 10% 50V 0603 10nF 10% 50V 0603	5150	4822 157 51462	10μH 10% 4X9.8MM LAL04T100K
0004	3104 137 11531	CWAS SPLIT FLEX 10 110 32S	2180		100nF 10% 16V 0603	5151	4822 157 51462	10μH 10% 4X9.8MM
8013	3104 128 92921	CABLE IEEE1394 4P AMP	-			5153	2422 531 02423	LAL04T100K TRANSFORMER HEATER
Acce	essories							
Acce	.3301163		3114 3115	4822 116 52304 4822 116 52304		→ +-		
Variou	ıs		3116 3117	4822 116 52304 4822 116 52304		6140 6150		LED VS LTL-14CHJ(LITO)A DIO REG SM BZM55-06V8
0318	3128 147 13670	RC2056/01 IRT PROD ASSY	3118	4822 116 52304	82k 5% 0.5W	0130	3022 123 30003	(TEG0)
0320	4822 321 22611	CINCH CABLE GOLD	3119	4822 116 52304		6151	4822 130 83757	
0321	3104 1 28 92490	PLATED VIDEO CORD SET GOLD	3120 3121	4822 116 52304 4822 116 52304		6152	9340 260 20115	BAW56W(PHSE) R
002.	0101 12002400	PLATED	3122	4822 116 52304	82k 5% 0.5W	6154	9322 102 64685	DIO REG SM UDZ2.78
0322▲ 0323	2422 070 98133		3123 3124	4822 116 52304 4822 116 52304		6155	9340 260 20115	(RHM0) R
0323	4822 321 61847 3111 170 21592	ANTENNA CABLE	3125	4822 116 52304		6155	9340 260 20115	BAW56W(PHSE) R
0370	3104 128 93041	S-VHS CABLE 1.5M	3126	4822 116 52304		6156	4822 130 83757	MCL4148
0371	9307 002 60006	DVDRW/006 PHILIPS DISC EUROPE	3127 3128	4822 116 52304 4822 116 52304		6157 6158	4822 130 30621 4822 130 30621	
		LOTIOI L	3129	4822 116 52304		6159	4822 130 30621	
Eron	Compulate		3130	4822 116 52304		6160	9340 260 20115	
FION	t Complete		3131 3132	4822 116 52304 4822 116 52304		6161	9340 260 20115	BAW56W(PHSE) R DIO SIG SM
Variou	ıs		3133	4822 116 52304	82k 5% 0.5W			BAW56W(PHSE) R
			3134 3135	4822 116 52304 4822 117 12063	82k 5% 0.5W NTC DC 5W 10k 5%	6164 6165	4822 130 30621 4822 130 30621	1N4148 1N4148
0001		FRONT SUB ASSY EU	3136	4822 051 30472		6166	4822 130 30621	
1001	3104 128 08270	DISPLAYPANEL 4330 ASSY DVDR980	3137	4822 051 30472	4k7 5% 0.062W	6167	4822 130 30621	1N4148
1006	3104 128 07610	PCB ASSY 4319 DVIO-	3138 3139	4822 051 30103 4822 051 30391	10k 5% 0.062W 390Ω 5% 0.062W	6168	9340 260 20115	DIO SIG SM BAW56W(PHSE) R
1007	3103 608 50230	FRONT FC-BOARD	3140	4822 051 30221	220Ω 5% 0.062W	6169	9340 260 20115	DIO SIG SM
		I O-DOMIN	3141 3142	4822 051 30472 4822 117 12925	4k7 5% 0.062W 47k 1% 0.063W 0603	6170	9340 260 20115	BAW56W(PHSE) R
Front	Plastic		3143	4822 051 30103	10k 5% 0.062W			BAW56W(PHSE) R
			3144 3145	4822 051 30391 4822 051 30103	390Ω 5% 0.062W 10k 5% 0.062W	6171	9340 260 20115	DIO SIG SM BAW56W(PHSE) R
Variou	S		3146 3147	4822 051 30103 4822 051 30103	10k 5% 0.062W	6172	9340 260 20115	DIO SIG SM
0005	3139 244 00761	LIGHT GUIDE	3148	4822 051 30222	2k2 5% 0.062W	6173	9340 260 20115	
			3149 3150	4822 051 30472 4822 051 30562	4k7 5% 0.062W 5k6 5% 0.063W 0603 RC21	6174	9340 260 20115	BAW56W(PHSE) R DIO SIG SM
Displ	ay PWB		3151	4822 051 30102	RST SM	6175		BAW56W(PHSE) R
Verior			3152	4822 116 52257	22k 5% 0.5W		4822 130 30621 4822 130 30621	
Variou	3		3153	2322 704 65608	RST SM 603 RC22H 5Ω6	6177	4822 130 30621	1N4148
1140	4822 27 6 13732	SWITCH TACT PUSH	3154	4822 050 21003	PM1 10k 1% 0.6W	6178 6179	4822 130 30621 4822 130 30621	
			3155	4822 051 30222			4822 130 30621	

					Spare parts list		11330 70X 1	LIVOIO.
6181	4822 130 30621	1N4148				2440		100μF 20% 25V
6182	4822 130 30621	1N4148	Anal	og PWB		2441	4822 124 81151	
6183	4822 130 30621					2442 2443	4822 124 11947 4822 124 11947	
6184 6185	4822 130 30621 4822 130 30621		Variou	ıs		2446	4822 126 13881	
6186	4822 130 30621				DDGT DEW 05W 44 DGG	2447	4822 126 13881	470pF 5% 50V
6187	4822 130 30621				PROT DEV 65V 1A PSC PROT DEV 65V 500MA PSC	2460	4822 124 40433	
6188 6189	4822 130 30621 4822 130 30621				PROT DEV 65V 1A PSC	2461 2462	4822 124 40433	4.7μF 20% 100V 47μF 20% 25V
6190	4822 130 30621				PROT DEV 65V 500MA PSC	2463		4.7μF 20% 100V
6191	4822 130 30621	1N4148	1600	4822 242 10434	L1101-95263- 0E1(18,432MHz)	2464		0603 50V 100NP80M
6192	4822 130 30621 4822 130 30621		1700	4822 242 81436		2465 2466		0603 50V 100NP80M 10nF 10% 50V 0603
6193 6194	4822 130 30621		1701	4822 242 10307	OFWG3956M	2467	4822 126 13881	
6195	4822 130 30621	1N4148	1702	2422 549 44341	FIL SAW 38MHz 9	2468	4822 126 13881	
6196	4822 130 30621		1703	4822 242 72586	OFWK9656M TPS5,5MB-TF20	2469 2470		0603 10V 1μF COL R 0603 50V 100NP80M
6197 6198	4822 130 30621 4822 130 83757		1705		TUNER UV1316MK3(NON	2473	4822 122 33753	
			1802	4000 040 70000	EURO) TA252E00 (32,768KHZ)	2474		0603 50V 100NP80M
- B &			1900		52030-2210 (22P)	2477 2481		0603 50V 100NP80M 0603 50V 33P PM5
		DELLOTE DECENTED	1932	2422 025 11244	CON BM V 07P M 2.50 EH B	2483		0603 10V 1μF COL R
7140	9322 155 22667	REMOTE RECEIVER TSOP2236ZC1	1945		CON BM CINCH H 1P F BK B	2484		1nF 10% 50V 0603
7141	4822 130 61553		1950	2422 033 00334	CON BM EURO H 42P F BK GRND-L	2500 2501		0603 50V 100NP80M 0603 50V 100NP80M
7142		TRA SIG SM BC847BW	1953		CON BMT 9P VERT PH-B	2502		4.7μF 20% 100V
7143	0240 219 50115	(PHSE) R TRA SIG SM BC857BW	1954		52030-2210 (22P)	2503		4.7μF 20% 100V
7 143	5340 210 30113	(PHSE) R	1955	2422 026 05046	CON BM MDIN 8P F TCX0310B	2505 2506		0603 50V 100NP80M 0603 50V 100NP80M
7144	9340 218 50115	TRA SIG SM BC857BW	1958	2422 026 05093	CON BM CINCH 4P F	2507		0603 50V 100NP80M
7145	0340 217 70115	(PHSE) R TRA SIG SM BC847BW	1050	0400 000 0000	2*WHRD	2508	4822 124 40433	47μF 20% 25V
7 143	9340 217 70113	(PHSE) R	1959	2422 026 05096	CON BM CINCH H 2P F YEYE	2509 2510	4822 124 40769 4822 124 40433	4.7μF 20% 100V
7150		VFD BJ-801GNK 120X32	1960	4822 267 10565		2511		0603 50V 47P PM5
7151	9340 217 70115	TRA SIG SM BC847BW (PHSE) R	1983▲	2422 086 10919	PROT DEV 65V 125MA	2512	4822 126 11785	0603 50V 47P PM5
7152	9322 148 79668		1984	2412 020 00724	MP13 CON BM V 2P M 2.50 EH B	2513 2514		0603 50V 100NP80M 0603 50V 100NP80M
		STN3NE06(ST00)	1987	2422 025 10772	CON BM V 12P M 2.00 PH B	2515		4.7μF 20% 10 0V
7153	9340 217 70115	TRA SIG SM BC847BW (PHSE) R	1990 1994		13,875 000 MHz 20MHz 20P AT-49	2516		0603 10V 1μF COL R
7155	9340 217 70115	TRA SIG SM BC847BW	1994	4022 242 10930	201VII 12 201 A1-43	2517 2518		0603 10V 1μF COL R 0603 10V 1μF COL R
7450	0400 405 40744	(PHSE) R	-11-			2519		0603 10V 1µF COL R
7156 7156		MASK ROM ASSY OTPROM ASSY DDCP1-1U	"			2520		100μF 20% 10V
7157		TRA SIG SM BC847BW	2000		22nF 10% 25V 0603	2521 2522		0603 50V 100NP80M 0603 10V 1µF COL R
7400	5000 000 44447	(PHSE) R	2002		0603 50V 330P COL R 22nF 10% 25V 0603	2523		0603 50V 100NP80M
7160 7164	5322 209 11147 9340 217 70115	TRA SIG SM BC847BW	2004	4822 124 40433		2524		0603 10V 1µF COL R
	00.02	(PHSE) R	2005		0603 50V 100NP80M	2525 2526		0603 10V 1µF COL R 0603 50V 100NP80M
7165	4822 130 61553		2006 2007	4822 124 40433 4822 126 13883		2527	2238 586 59812	0603 50V 100NP80M
7166	9340 217 70115	TRA SIG SM BC847BW (PHSE) R	2008		0603 50V 330P COL R	2528		0603 10V 1µF COL R
		(*	2009		0603 50V 100NP80M	2529 2530		0603 50V 100NP80M 0603 10V 1µF COL R
Evan	t con DWP		2010 2011	4822 124 40433	0603 50V 100NP80M 47uF 20% 25V	2531	2238 586 59812	0603 50V 100NP80M
FIOI	t con PWB		2012	2238 586 59812	0603 50V 100NP80M	2532	4822 124 11947 4822 124 11947	
Vario	116		2013	4822 124 80151		2533 2534		0603 50V 100NP80M
₩ ano	us		2014	4822 124 40433	0603 50V 100NP80M 47μF 20% 25V	2535	4822 124 11947	10μF 20% 1 6V
1910	2422 033 00355		2016	2238 586 59812	0603 50V 100NP80M	2536 2537		0603 10V 1µF COL R 0603 10V 1µF COL R
1911	2422 025 10185	CON BM H 9P M 2.00 PH B	2017	4822 124 80151		2538		0603 10V 1µF COL R
			2018 2019	4822 126 13883 2238 586 59812	0603 50V 100NP80M	2539	4822 124 11947	10μF 20% 1 6V
⊣ ⊢			2024		0603 50V 47P PM5	2540		1nF 10% 50 V 0603
2102	4822 126 14241	0603 50V 330P COL R	2030	4822 124 41584		2541 2542		0603 50V 1/20NP80M 220nF 20% 16V
2105		0603 50V 330P COL R	2321 2322		0603 50V 100NP80M 0603 50V 100NP80M	2544	2238 586 59812	0603 50V 100NP80M
2106	4822 126 14305	100nF 10% 16V 0603	2323		0603 16V 47nF COL	2545	4822 126 13881	
			2324		16V 330nF PM10	2546 2549	4822 126 13881 3198 017 41050	0603 10V 1µF COL R
			2325 2328	4822 124 41584	0603 50V 100NP80M 100uF 20% 10V	2550	3198 017 41050	0603 10V 1 F COL R
3101	4822 051 30102		2329	3198 017 44740	0603 10V 470nF COL	2551	5322 126 11583 4822 124 40248	10nF 10% 5 OV 0603
3102		1M 5% 0.062W	2331		220μF 20% 16V	2600 2601		10nF 10% 5OV 0603
3106 3107	4822 051 30102 4822 051 30105	1M 5% 0.062W	2332 2400	4822 124 12095 5322 126 11583	10nF 10% 50V 0603	2602	4822 124 40248	10μF 20% 63V
3110	4822 051 30151	150Ω 5% 0.062W	2401	2238 586 59812	0603 50V 100NP80M	2603 2604		0603 50V 100NP80M 10nF 10% 50V 0603
3111 3112		75Ω 5% 0.062W 75Ω 5% 0.062W	2402 2403	2238 586 59812 4822 124 40433	0603 50V 100NP80M	2605	4822 124 23002	
3113		75Ω 5% 0.062W	2403		10nF 10% 50V 0603	2606	5322 126 11583	10nF 10% 5 OV 0603
			2405	5322 126 11583	10nF 10% 50V 0603	2607		56pF 5% 50 V 0603
			2406 2407		1nF 10% 50V 0603 0603 50V 100NP80M	2608 2609	4822 124 40248 4822 126 14225	56pF 5% 50 V 0603
6400	0000 140 01005	DIO DEG CM DEGAG OFF	2407		1nF 10% 50V 0603	2610	5322 126 11583	10nF 10% 5 © V 0603
6100	9322 146 61685	DIO REG SM DF3A6.8FU TOSJ	2410	5322 126 11583	10nF 10% 50V 0603	2612 2614		4.7μF 20% 1 00V EL SM 50V 2 U2 PM20 COL
6101	9322 146 61685	DIO REG SM DF3A6.8FU	2411 2430		10nF 10% 50V 0603 10nF 10% 50V 0603	£014	0100 000 02200	R
6400	0000 146 61605	TOSJ DIO REG SM DF3A6.8FU	2431	4822 124 40433		2615	3198 030 82280	EL SM 50V 2U2 PM20 COL
6102	3322 140 0 1085	TOSJ	2432	5322 126 11583	10nF 10% 50V 0603	2620	3198 016 33380	R 0603 50V3₽3 COL
6103	9322 146 61685	DIO REG SM DF3A6.8FU	2433 2434	4822 124 81151 4822 124 40207		2621	3198 016 33380	0603 50V3P3 COL
6104	9322 146 61685	TOSJ DIO REG SM DF3A6.8FU	2436	5322 124 41945	22μF 20% 35V	2622	4822 124 40248	10μF 20%6 ΔV 10nF 10%5 O V 0603
J 104	3022 140 0 1000	TOSJ	2437 2438		0603 50V 100NP80M 0603 50V 100NP80M	2623 2624		EL SM 507 2U2 PM20 COL
			2439	4822 124 81151				R

_								
2625	3198 030 82280	EL SM 50V 2U2 PM20 COL	3009	2322 704 65102	RST SM 0603 RC22H 5k1	3446	4822 051 30101	100Ω 5% 0.062W
		R			PM1	3450	4822 117 13632	100k 1% 0603 0.62W
2700	4822 124 81151	22μF 50V	3010	2120 108 94006	RST SM 0603 ERJ3G 1Ω5	3451	4822 051 30472	4k7 5% 0.062W
2701	5322 122 33861	120pF 10% 50V			PM5	3455	4822 117 13632	100k 1% 0603 0.62W
2702	4822 126 13883	220pF 5% 50V	3011	5322 117 13026	4k7 1% 0.063W 0603 RC22H	3458	4822 051 30152	1k5 5% 0.062W
2703	5322 124 41379	2.2µF 20% 50V	3012	5322 117 13026	4k7 1% 0.063W 0603 RC22H	3459	4822 051 30472	4k7 5% 0.062W
2704	4822 126 13881	470pF 5% 50V	3013	4822 117 12139	22Ω 5% 0.062W	3460	4822 051 30471	470Ω 5% 0.062W
2705	2238 586 59812	0603 50V 100NP80M	3014	4822 117 12139	22Ω 5% 0.062W	3461	4822 051 30472	4k7 5% 0.062W
2706	2238 586 59812	0603 50V 100NP80M	3015	4822 117 12139	22Ω 5% 0.062W	3462	2322 574 10402	VDR 0805 1M A/6V4 MAX
2707	5322 126 11583	10nF 10% 50V 0603	3016	4822 117 12139	22Ω 5% 0.062W			21VR
2708	4822 124 40248	10μF 20% 63V	3017	5322 117 13026	4k7 1% 0.063W 0603 RC22H	3463	4822 117 13632	100k 1% 0603 0.62W
2709	4822 126 13879	220nF 20% 16V	3018	2120 108 94006	RST SM 0603 ERJ3G 1Ω5	3464	4822 117 13632	100k 1% 0603 0.62W
2710	2020 552 94523	0603 50V 8P2 PM0P5			PM5	3465	2322 574 10402	VDR 0805 1M A/6V4 MAX
2711	5322 126 11578	1nF 10% 50V 0603	3019	2120 108 94006	RST SM 0603 ERJ3G 1Ω5			21VR
2712	5322 126 11578	1nF 10% 50V 0603			PM5	3466	4822 051 30471	470Ω 5% 0.062W
2713	3198 024 44730	47nF 50V 0603	3020	5322 117 13028	12k 1% 0.063W 0603 RC22H	3467	4822 051 30472	4k7 5% 0.062W
2714	4822 124 22652	2.2µF 20% 50V	3021	5322 117 13028	12k 1% 0.063W 0603 RC22H	3468	2322 574 10402	VDR 0805 1M A/6V4 MAX
2715	5322 126 11578	1nF 10% 50V 0603	3022	2322 704 65102	RST SM 0603 RC22H 5k1			21VR
2716	4822 124 41584	100μF 20% 10V			PM1	3469	4822 117 13632	100k 1% 0603 0.62W
2717	4822 124 22652	2.2µF 20% 50V	3023	4822 117 12925	47k 1% 0.063W 0603	3470	4822 117 13632	100k 1% 0603 0.62W
2718	4822 124 40433	47μF 20% 25V	3024	4822 117 12925	47k 1% 0.063W 0603	3471	2322 574 10402	VDR 0805 1M A/6V4 MAX
2800	3198 017 44740	0603 10V 470nF COL	3025	4822 117 12139	22Ω 5% 0.062W			21VR
2801	4822 126 14238	0603 50V 2N2 COL R	3026	4822 117 12139	22Ω 5% 0.062W	3472	4822 051 30471	470Ω 5% 0.062W
2802	4822 126 13482	470nF 80/20% 16V	3027	4822 117 12139	22Ω 5% 0.062W	3473	4822 051 30689	68Ω 5% 0.063W 0603 RC21
2803	4822 126 13883	220pF 5% 50V	3028		4.7Ω 5% 0603 0.0016W			RST SM
2806	3198 017 44740	0603 10V 470nF COL	3029	4822 051 30008		3474	4822 051 30471	470Ω 5% 0.062W
2807	4822 126 13482	470nF 80/20% 16V	3030		22Ω 5% 0.062W	3475	4822 051 30102	1k 5% 0.062W
2810		1nF 10% 50V 0603	3032	4822 051 30008		3476	5322 117 13068	82Ω 1% 0.063W 0603
2811		220mF 20% 5.5V	3033		4k7 5% 0.062W			RC22H
2812		0603 50V 100NP80M	3034		4k7 5% 0.062W	3477		47k 1% 0.063W 0603
2814		10nF 10% 50V 0603	3035		22k 5% 0.062W	3478		75Ω 5% 0.062W
2815		18pF 5% 50V 0603	3036		4k7 5% 0.062W	3479		4k7 5% 0.062W
2816		0603 10V 1μF COL R	3037		100k 1% 0603 0.62W	3480		75Ω 5% 0.062W
2817		1nF 10% 50V 0603	3038		100k 1% 0603 0.62W	3481		75Ω 5% 0.062W
2818		10nF 10% 50V 0603	3039		22k 5% 0.062W	3482		100Ω 5% 0.062W
2819		0603 10V 470nF COL	3040		100k 1% 0603 0.62W	3483	4822 051 30689	68Ω 5% 0.063W 0603 RC21
2820		0603 10V 470nF COL	3041		22k 5% 0.062W			RST SM
2821	2020 552 96305		3042		100k 1% 0603 0.62W	3484		75Ω 5% 0.062W
2822	2020 552 96305		3043		4k7 5% 0.062W	3485	4822 051 30102	
2823		0603 50V 100NP80M	3044		4k7 5% 0.062W	3486		150Ω 5% 0.062W
2831	4822 124 40433		3321		220k 1% ERJ3Ω	3487		100Ω 5% 0.062W
2832		0603 50V 100NP80M	3325		220k 1% ERJ3Ω	3488		100Ω 5% 0.062W
2900		10nF 10% 50V 0603	3326	4822 051 30103		3489		10k 5% 0.062W
2901	4822 124 80151		3335		4k7 5% 0.062W	3490		470Ω 5% 0.062W
2902		0603 50V 100NP80M	3336		10k 5% 0.062W	3492		100k 1% 0603 0.62W
2903	4822 126 13879		3337		100k 1% 0603 0.62W	3494		75Ω 5% 0.062W
2904 2905		0603 10V 1μF COL R	3338 3339		220k 1% ERJ3Ω	3495	4822 051 30222	
2906	4822 124 40433		3340		220k 1% ERJ3Ω 220k 1% ERJ3Ω	3497 3499		100Ω 5% 0.062W 330Ω 5% 0.062W
2907		0603 50V 100NP80M	3400		4k7 5% 0.062W	3500	4822 051 30331	
2909		10nF 10% 50V 0603 0603 50V 100NP80M	3401	4822 051 30472		3501	4822 051 30272	
2910	4822 126 11669		3402		100k 1% 0603 0.62W	3503		220Ω 5% 0.062W
2911		0603 50V 33P PM5	3403		100Ω 5% 0.062W	3504	4822 051 30222	
2914		0603 50V 100NP80M	3404		100Ω 5% 0.062W	3505	4822 051 30222	
2915		0603 50V 100NP80M	3405		75Ω 5% 0.062W	3506		220Ω 5% 0.062W
2916		0603 50V 100NP80M	3406		75Ω 5% 0.062W	3515		100k 1% 0603 0.62W
2917		0603 50V 100NP80M	3407		100Ω 5% 0.062W	3516		470Ω 5% 0.062W
2918		0603 50V 100NP80M	3408		75Ω 5% 0.062W	3517		VDR 0805 1M A/6V4 MAX
2950		0603 50V 100NP80M	3409		10k 5% 0.062W			21VR
2951	4822 124 40248		3410		VDR 0805 1M A/6V4 MAX	3518	4822 051 30472	
2952		0603 50V 2N2 COL R			21VR	3519		100k 1% 0603 0.62W
2953		0603 50V 2N2 COL R	3411	4822 117 13632	100k 1% 0603 0.62W	3520		VDR 0805 1M A/6V4 MAX
2954		180pF 5% 50V 0603	3412	4822 051 30103				21VR
2955		180pF 5% 50V 0603	3413	4822 051 30103		3521	4822 051 30102	
2956		0603 10V 1μF COL R	3414	4822 051 30103		3522		470Ω 5% 0.062W
2957		0603 10V 1μF COL R	3415	4822 117 13632	100k 1% 0603 0.62W	3523		VDR 0805 1M A/6V4 MAX
2970	4822 124 11947		3416	2322 574 10402	VDR 0805 1M A/6V4 MAX			21VR
2980	4822 124 40207	100μF 20% 25V			21VR	3524	4822 051 30101	100Ω 5% 0.062W
2981	2238 586 59812	0603 50V 100NP80M	3417		100k 1% 0603 0.62W	3525	4822 051 30101	100Ω 5% 0.062W
2982	4822 124 40207		3418		100k 1% 0603 0.62W	3526		100k 1% 0603 0.62W
2983		10nF 10% 50V 0603	3419		100k 1% 0603 0.62W	3527	4822 051 30472	
2984	3198 O16 31020		3420		220Ω 5% 0.062W	3528		470Ω 5% 0.062W
2990	2238 586 59812	0603 50V 100NP80M	3421	4822 051 30221	220Ω 5% 0.062W	3529	4822 117 13632	100k 1% 0603 0.62W
2991	4822 1 24 40433		3423	4822 117 12864		3530	2322 574 10402	VDR 0805 1M A/6V4 MAX
2992	2238 586 59812	0603 50V 100NP80M	3424		470k 5% 0.062W			21VR
2993		0603 50V 100NP80M	3425		470k 5% 0.062W	3531	4822 051 30471	470Ω 5% 0.062W
2994		0603 50V 100NP80M	3426		470k 5% 0.062W	3532		470Ω 5% 0.062W
2995	4822 1 22 33761		3428		100Ω 5% 0.062W	3533		47k 1% 0.063W 0603
2996	4822 1 22 33761	22pF 5% 50V	3429		560Ω 5% 0.062W	3534		100Ω 5% 0.062W
			3431	4822 051 30472		3535		470Ω 5% 0.062W
			3432	4822 051 30759		3536		68Ω 5% 0.063W 0603 RC21
			3433	4822 051 30689	68Ω 5% 0.063W 0603 RC21	0.555		RST SM
3000	4822 051 30472	4k7 5% 0.062W	0.407	4000 447 4000	RST SM	3537		68Ω 5% 0.063W 0603 RC21
3001		100k 1% 0603 0.62W	3434	4822 117 12864		0555		RST SM
3002	4822 051 30103				100k 1% 0603 0.62W	3538	4822 051 30102	
3003	4822 051 30103			4822 051 30759		3539	4822 051 30102	
3004	4822 051 30103			4822 117 12864		3540		82Ω 1% 0.063W 0603
3005		4k7 1% 0.063W 0603 RC22H			100k 1% 0603 0.62W	25.44		RC22H
3006		4k7 1% 0.063W 0603 RC22H			220Ω 5% 0.062W	3541		470Ω 5% 0.062W
3007		4k7 1% 0.063W 0603 RC22H			100Ω 5% 0.062W	3542		470Ω 5% 0.062W
3008		RST SM 0603 ERJ3G 1Ω5		4822 051 30472	100k 1% 0603 0.62W	3543 3544	4822 051 30101 4822 051 30472	100Ω 5% 0.062W
		PM5		4822 051 30472		3545		4K7 5% 0.062W 68Ω 5% 0.063W 0603 RC21
					220Ω 5% 0.062W	3040		RST SM
				30 . 30221				

```
3198 021 31060 RST SM 0603 10M PM5COL
                                                                                                    3959
                                                         4822 051 30222 2k2 5% 0.062W
                                                  3833
3546
       4822 051 30102 1k 5% 0.062W
                      150Ω 5% 0.062W
100Ω 5% 0.062W
                                                  3834
                                                         4822 051 30222
                                                                        2k2 5% 0.062W
3547
       4822 051 30151
                                                                                                           3198 021 31060 RST SM 0603 10M PM5COL
                                                         4822 051 30103
                                                                        10k 5% 0.062W
                                                                                                    3960
                                                  3835
       4822 051 30101
3548
                                                                        100k 1% 0603 0.62W
                      68Ω 5% 0.063W 0603 RC21
                                                  3837
                                                         4822 117 13632
3549
       4822 051 30689
                                                                                                    3961
                                                                                                           4822 051 30333 33k 5% 0.062W
                       RST SM
                                                  3838
                                                         4822 051 30472
                                                                        4k7 5% 0.062W
                                                                        10k 5% 0.062W
                                                                                                           4822 051 30333 33k 5% 0.062W
                                                         4822 051 30103
                                                                                                    3962
                                                  3839
3550
       4822 051 30102
                      1k 5% 0.062W
                                                                                                                           33k 5% 0.062W
                      100Ω 5% 0.062W
68Ω 5% 0.063W 0603 RC21
                                                                                                    3963
                                                                                                           4822 051 30333
                                                  3840
                                                         4822 051 30101
                                                                         100Ω 5% 0.062W
3551
       4822 051 30101
                                                                                                                           33k 5% 0.062W
                                                                                                           4822 051 30333
                                                         4822 051 30101
                                                                         100Ω 5% 0.062W
                                                                                                    3964
                                                  3841
3552
       4822 051 30689
                                                                                                                           33k 5% 0.062W
                                                                                                           4822 051 30333
                                                                                                    3965
                                                  3842
                                                         4822 051 30684
                                                                        680k 5% 0.062W
                       RST SM
                                                                                                            4822 051 30333
                                                                                                                           33k 5% 0.062W
                                                                                                    3966
                      1k 5% 0.062W
3553
       4822 051 30102
                                                  3843
                                                         4822 051 30103
                                                                         10k 5% 0.062W
                                                                                                            4822 051 30109
                                                                                                                           10Ω 5% 0.062W
                                                                         1k 5% 0.062W
                                                                                                    3967
                                                         4822 051 30102
       4822 051 30759
                       75Ω 5% 0.062W
                                                  3844
3554
                                                                                                                           10Ω 5% 0.062W
                                                                                                    3968
                                                                                                           4822 051 30109
                                                  3845
                                                         4822 051 30472
                                                                         4k7 5% 0.062W
                      10k 5% 0.062W
3555
       4822 051 30103
                                                                                                                           10Ω 5% 0.062W
                                                                                                           4822 051 30109
                       47k 1% 0.063W 0603
                                                  3846
                                                         4822 051 30102
                                                                         1k 5% 0.062W
                                                                                                    3969
3556
       4822 117 12925
                                                                                                            4822 117 12891
                                                                                                                           220k 1% ERJ3Ω
                                                  3847
                                                         4822 051 30332
                                                                        3k3 5% 0.062W
                                                                                                    3970
                       47k 1% 0.063W 0603
       4822 117 12925
3557
                                                                                                                           33k 1% 0.063W 0603 RC22H
                                                                        47k 1% 0.063W 0603
                                                                                                    3971
                                                                                                            5322 117 13024
                      22k 5% 0.062W
       4822 051 30223
                                                  3848
                                                         4822 117 12925
3558
                                                                         10k 5% 0.062W
                                                                                                    3972
                                                                                                            4822 051 30471
                                                                                                                           470Ω 5% 0.062W
                                                         4822 051 30103
       4822 051 30392
                      3k9 5% 0.063W 0603
                                                  3849
3559
                                                                                                    3973
                                                                                                            4822 051 30102
                                                                                                                           1k 5% 0.062W
                                                         4822 051 30472
                                                                         4k7 5% 0.062W
                                                  3850
                      220k 1% ERJ3Ω
3k3 5% 0.062W
3560
       4822 117 12891
                                                                                                                           56k 5% 0.062W
                                                                                                            4822 051 30563
                                                         4822 051 30103 10k 5% 0.062W
                                                                                                    3975
                                                  3851
3561
       4822 051 30332
                                                                                                            4822 051 30393
                                                                                                                           39k 5% 0.062W
                                                                                                    3976
                                                  3852
                                                         4822 051 30223
                                                                        22k 5% 0.062W
                       100Ω 5% 0.062W
3562
       4822 051 30101
                                                                                                                           22k 5% 0.062W
                                                                         100k 1% 0603 0.62W
                                                                                                    3977
                                                                                                            4822 051 30223
3563
       4822 051 30101
                       100Ω 5% 0.062W
                                                  3853
                                                         4822 117 13632
                                                         5322 117 13018
                                                                                                            4822 051 30109
                                                                                                                           10Ω 5% 0.062W
                                                                         1k0 1% 0.063W 0603 RC22H
                                                                                                     3978
       4822 051 30103
                       10k 5% 0.062W
                                                  3854
3567
                                                                                                    3979
                                                                                                            4822 051 30102
                                                                                                                           1k 5% 0.062W
                                                  3855
                                                         4822 051 30472
                                                                         4k7 5% 0.062W
3568
       4822 051 30472
                       4k7 5% 0.062W
                                                                                                                           33k 5% 0.062W
                                                          4822 117 13632
                                                                         100k 1% 0603 0.62W
                                                                                                    3980
                                                                                                            4822 051 30333
                       100k 1% 0603 0.62W
                                                  3856
3570
       4822 117 13632
                                                                                                            4822 051 30153
                                                                                                                           15k 5% 0.062W
                                                                                                    3981
                       10k 5% 0.062W
                                                  3857
                                                         4822 051 30222
                                                                         2k2 5% 0.062W
       4822 051 30103
3600
                                                                                                                           18k 5% 0.062W
                                                                         100k 1% 0603 0.62W
                                                                                                    3982
                                                                                                            4822 051 30183
                                                         4822 117 13632
                       100Ω 5% 0.062W
                                                  3858
3601
       4822 051 30101
                                                                                                            4822 051 30563
                                                                                                                           56k 5% 0.062W
                                                         4822 051 30223
                                                                         22k 5% 0.062W
                                                                                                     3983
       4822 051 30472
                       4k7 5% 0.062W
                                                  3859
3602
                                                          4822 051 30682
                                                                         6k8 5% 0.062W
                                                                                                    3984
                                                                                                            4822 051 30102
                                                                                                                           1k 5% 0.062W
                       100Ω 5% 0.062W
                                                  3860
3603
       4822 051 30101
                                                                                                                           5k6 5% 0.063W 0603 RC21
                                                          4822 051 30103
                                                                         10k 5% 0.062W
                                                                                                    3985
                                                                                                            4822 051 30562
                                                  3861
                       1k 5% 0.062W
3604
       4822 051 30102
                                                                                                                            RST SM
                                                  3862
                                                          4822 051 30223
                                                                         22k 5% 0.062W
       4822 051 30102
                       1k 5% 0.062W
3605
                                                                                                    3986
                                                                                                            4822 051 30103
                                                                                                                           10k 5% 0.062W
                                                                         100Ω 5% 0.062W
                       1k 5% 0.062W
                                                  3863
                                                         4822 051 30101
3606
       4822 051 30102
                                                                                                            4822 051 30102
                                                                                                                           1k 5% 0.062W
                                                         4822 051 30101
                                                                         100Ω 5% 0.062W
                                                                                                     3987
3607
        4822 051 30102
                       1k 5% 0.062W
                                                  3864
                                                                                                                           27k 5% 0.062W
                                                                         100Ω 5% 0.062W
                                                                                                     3988
                                                                                                            4822 051 30273
                                                  3865
                                                          4822 051 30101
       4822 051 30333
                       33k 5% 0.062W
3700
                                                                                                                           10k 5% 0.062W
                                                                                                            4822 051 30103
                                                          4822 117 12925
                                                                         47k 1% 0.063W 0603
                                                                                                    3989
                       680Ω 5% 0.062W
                                                  3866
3701
       4822 051 30681
                                                                                                                           47k 1% 0.063W 0603
                                                                                                            4822 117 12925
                       5k6 5% 0.063W 0603 RC21
                                                  3867
                                                          4822 051 30101
                                                                         100Q 5% 0.062W
                                                                                                     3990
       4822 051 30562
3702
                                                                                                            4822 117 12925
                                                                                                                           47k 1% 0.063W 0603
                                                                                                     3991
                                                                         10k 5% 0.062W
                       RST SM
                                                  3868
                                                          4822 051 30103
                                                                         3k3 5% 0.062W
                                                                                                            4822 117 12925
                                                                                                                           47k 1% 0.063W 0603
                                                          4822 051 30332
                                                                                                     3992
                                                  3869
3703
        4822 051 30154
                       150k 5% 0.062W
                                                                                                                           100Ω 5% 0.062W
                                                                         100Ω 5% 0.062W
                                                                                                     3993
                                                                                                            4822 051 30101
                                                  3870
                                                          4822 051 30101
                       4k7 5% 0.062W
3704
        4822 051 30472
                                                                                                                           100Ω 5% 0.O62W
                                                                                                            4822 051 30101
                       18k 5% 0.062W
                                                  3872
                                                          4822 051 30103
                                                                         10k 5% 0.062W
                                                                                                     3994
        4822 051 30183
3705
                                                                                                            4822 051 30103
                                                                                                                           10k 5% 0.062W
                                                                         10k 5% 0.062W
                                                                                                     3995
        4822 051 30331
                       330Ω 5% 0.062W
                                                  3873
                                                          4822 051 30103
3706
                                                                                                                           10Ω 5% 0.062W
                                                                         12k 5% 0.062W
                                                                                                     3996
                                                                                                            4822 051 30109
        4822 100 12158
                                                          4822 051 30123
                       22k 30%
                                                  3874
3707
                                                          4822 051 30102
                                                                         1k 5% 0.062W
                                                                                                     3997
                                                                                                            4822 051 30109 10Ω 5% 0.062W
                       100Ω 5% 0.062W
        4822 051 30101
                                                  3875
3708
                                                                         330Ω 5% 0.062W
                                                  3876
                                                          4822 051 30331
                       18k 5% 0.062W
3709
        4822 051 30183
                                                          4822 051 30101
                                                                         100Ω 5% 0.062W
                       100Ω 5% 0.062W
                                                  3877
        4822 051 30101
3710
                                                                         100Q 5% 0.062W
        4822 051 30008
                       0Ω jumper
                                                  3878
                                                          4822 051 30101
3711
                                                                         10k 5% 0.062W
                       2k2 5% 0.062W
                                                          4822 051 30103
3712
        4822 051 30222
                                                  3879
                                                                                                            4822 157 11074 100μH
                                                                                                     5000
                                                                         10k 5% 0.062W
                                                          4822 051 30103
        4822 051 30682
                       6k8 5% 0.062W
                                                  3880
                                                                                                            4822 157 11074
                                                                                                                           100uH
                                                                                                     5001
                                                                         10k 5% 0.062W
                                                  3881
                                                          4822 051 30103
                       4k7 5% 0.062W
3714
        4822 051 30472
                                                                                                            4822 157 11299
                                                                                                                           EL0305RA-100J
                                                                                                     5002
                                                          4822 117 13632
                                                                         100k 1% 0603 0.62W
        4822 051 30101
                       100Ω 5% 0.062W
                                                   3882
3715
                                                                                                            4822 157 11499
                                                                                                                           BLM11P60OSPT
                                                                                                     5003
                       100Ω 5% 0.062W
                                                   3883
                                                          4822 051 30331
                                                                         3300.5% 0.062W
        4822 051 30101
                                                                                                                           BLM11P60OSPT
3716
                                                                                                     5004
                                                                                                            4822 157 11499
                                                                         2k2 5% 0.062W
                                                          4822 051 30222
        4822 051 30102
                       1k 5% 0.062W
                                                   3885
3717
                                                                                                                           6.8uH 5% 5X3
                                                                                                     5009
                                                                                                            4822 157 11775
                                                                         47Ω 5% 0.062W
                                                          4822 051 30479
                       4k7 5% 0.062W
                                                  3886
        4822 051 30472
3718
                                                                                                                           EL0305RA-100J
                                                                                                            4822 157 11299
                                                                                                     5400
                                                  3887
                                                          4822 051 30474
                                                                         470k 5% 0.062W
                       4k7 5% 0.062W
3719
        4822 051 30472
                                                                                                            4822 157 11299
                                                                                                                           EL0305RA-100J
                                                                                                     5430
                                                          4822 051 30223
                                                                         22k 5% 0.062W
                       100Ω 5% 0.062W
                                                   3888
        4822 051 30101
3720
                                                                                                     5470
                                                                                                            2422 536 00019
                                                                                                                            TRANSFORMER 6RG
                                                                         1k 5% 0.062W
                       270Ω 5% 0.062W
                                                   3889
                                                          4822 051 30102
        4822 051 30271
3721
                                                                                                                            (SAGA B
                                                                         100Ω 5% 0.062W
                                                          4822 051 30101
        4822 051 30332
                       3k3 5% 0.062W
                                                   3890
3722
                                                                                                                           FI 0305BA-100J
                                                                                                     5600
                                                                                                            4822 157 11299
                                                                         10k 5% 0.062W
                                                          4822 051 30103
                       100k 1% 0603 0.62W
                                                   3892
3723
        4822 117 13632
                                                                                                                           IND FXD EL 0305 S 100U
                                                                                                            2422 535 94279
                                                                                                     5601
                                                                          10k 5% 0.062W
                                                   3893
                                                          4822 051 30103
3724
        4822 051 30681
                       680Ω 5% 0.062W
                                                                                                                            PM5 A
                       4k7 5% 0.062W
                                                   3896
                                                          4822 051 30103
                                                                         10k 5% 0.062W
        4822 051 30472
3725
                                                                                                                           EL0305RA-100J
                                                                                                     5602
                                                                                                            4822 157 11299
                       5k6 5% 0.063W 0603 RC21
        4822 051 30562
                                                   3898
                                                          4822 051 30103
                                                                         10k 5% 0.062W
3726
                                                                                                            4822 157 11074
                                                                                                                           100μΗ
                                                                                                     5700
                                                                         10k 5% 0.062W
                        RST SM
                                                   3899
                                                          4822 051 30103
                                                                                                                           6.8µH 5% 5×3
                                                                                                     5701
                                                                                                            4822 157 11775
                                                          4822 051 30103
                                                                          10k 5% 0.062W
        4822 051 30272
                       2k7 5% 0.062W
                                                   3900
3727
                                                                                                                           IND VAR 7MM Y 77M8 B
                                                                                                            2422 549 44162
                                                                                                     5702
                       330Ω 5% 0.062W
5k6 5% 0.063W 0603 RC21
                                                                          47k 1% 0.063W 0603
                                                   3901
                                                          4822 117 12925
        4822 051 30331
                                                                                                            2422 549 44162
                                                                                                                           IND VAR 7MM Y 77M8 B
3728
                                                                                                     5703
                                                   3902
                                                          4822 051 30472
                                                                         4k7 5% 0.062W
3729
        4822 051 30562
                                                                                                                           EL0305RA-100J
                                                                                                     5705
                                                                                                            4822 157 11299
                                                   3903
                                                          4822 051 30102
                                                                         1k 5% 0.062W
                        RST SM
                                                                                                     5706
                                                                                                            4822 157 11775
                                                                                                                           6.8µH 5% 5X3
                                                                         1k 5% 0.062W
                       5k6 5% 0.063W 0603 RC21
                                                   3904
                                                          4822 051 30102
        4822 051 30562
3730
                                                                                                                           FL030/BA-150J
                                                                                                     5707
                                                                                                            4822 157 11302
                                                          4822 051 30102
                                                                         1k 5% 0.062W
                       RST SM
                                                   3905
                                                                                                                           BLM11P60OSPT
                                                                                                            4822 157 11499
                                                                                                     5901
                       10k 5% 0.062W
                                                          4822 051 30333
                                                                         33k 5% 0.062W
                                                   3906
3800
        4822 051 30103
                                                                                                            4822 157 11499
                                                                                                                           BLM11P60OSPT
                                                                                                     5903
                                                          4822 051 30101
                                                                          100\Omega 5% 0.062W
                       27k 5% 0.062W
                                                   3907
3801
        4822 051 30273
                                                                                                                           BLM1 1P60O SPT
                                                                                                            4822 157 11499
                                                                                                     5904
                                                          4822 051 30101
                                                                          100Ω 5% 0.062W
        4822 051 30682
                       6k8 5% 0.062W
                                                   3908
 3803
                                                                                                            4822 157 11299
                                                                                                                           EL030/RA-100J
                                                                                                     5990
                                                                          100Q 5% 0.062W
        4822 051 30222
                       2k2 5% 0.062W
                                                   3909
                                                          4822 051 30101
 3804
                                                                                                     5991
                                                                                                            4822 157 11074 100μH
                                                                          1k 5% 0.062W
                                                          4822 051 30102
        4822 051 30222
                       2k2 5% 0.062W
                                                   3910
 3805
                                                          4822 051 30472
                                                                         4k7 5% 0.062W
        4822 051 30008
                       0Ω jumper
                                                   3911
 3807
                                                          4822 051 30103
                       33k 5% 0.062W
                                                   3912
                                                                         10k 5% 0.062W
                                                                                                     →|-
 3808
        4822 051 30333
                                                          4822 117 13632
                                                                          100k 1% 0603 0.62W
                       10k 5% 0.062W
                                                   3913
 3809
        4822 051 30103
                                                                         100Ω 5% 0.062W
100Ω 5% 0.062W
        4822 117 13632
                        100k 1% 0603 0.62W
                                                   3914
                                                          4822 051 30101
                                                                                                     ൈവ
                                                                                                            4822 130 83757 MCL4148
 3810
                                                                                                            9322 146 61685 DIO REG SM DF3A6.8FU
                                                          4822 051 30101
                       4k7 5% 0.062W
                                                   3915
                                                                                                     6402
        4822 051 30472
 3811
                                                          4822 051 30103
                                                                          10k 5% 0.062W
                                                                                                                            TOSJ
        4822 051 30221
                       220Ω 5% 0.062W
                                                   3918
 3812
                                                                          10k 5% 0.062W
                                                                                                                           DIO REG SM DF3A6.8FU
                                                          4822 051 30103
                                                                                                     6403
                                                                                                            9322 146 61685
                       680k 5% 0.062W
                                                   3919
 3813
        4822 051 30684
                                                          4822 117 12891
                                                                         220k 1% ERJ3Ω
                                                   3920
                                                                                                                            TOSJ
        4822 051 30008
                       0Ω iumper
 3814
                                                                                                            9322 146 61685 DIO REG SM DF3A6.8FU
                        1k0 1% 0.063W 0603 RC22H
        5322 117 13018
                                                          4822 117 12139
                                                                         22Ω 5% 0.062W
                                                                                                     6405
                                                   3925
 3815
                                                                         10k 5% 0.062W
                                                          4822 051 30103
        4822 051 30101
                        100Ω 5% 0.062W
                                                   3943
                                                                                                                            TOSJ
 3816
                                                                                                            9322 146 61685 DIO REG STM DF3A6.8FU
                                                          4822 117 12891
                                                                         220k 1% ERJ3Ω
                                                                                                     6430
        4822 051 30102
                       1k 5% 0.062W
                                                   3944
 3817
                       100Ω 5% 0.062W
100Ω 5% 0.062W
                                                   3947
                                                          4822 051 30103
                                                                          10k 5% 0.062W
                                                                                                                            TOSJ
        4822 051 30101
 3818
                                                                                                                           DIO REG SM DF3A6.8FU
                                                   3948
                                                          4822 051 30008
                                                                         0Ω jumper
                                                                                                     6431
                                                                                                            9322 146 61685
        4822 051 30101
 3819
                                                                         4k7 5% 0.062W
100k 1% 0603 0.62W
                                                   3950
                                                          4822 051 30472
                                                                                                                            TOS.I
        4822 051 30472
                        4k7 5% 0.062W
 3820
                                                                                                                           DIO REG SM DF3A6.8FU
                                                                                                            9322 146 61685
                        10k 5% 0.062W
                                                   3951
                                                          4822 117 13632
                                                                                                     6432
        4822 051 30103
 3821
                                                          4822 051 30223
                                                                         22k 5% 0.062W
                                                                                                                            TOSJ
        4822 117 13632
                       100k 1% 0603 0.62W
                                                   3952
 3822
                                                                                                                           DIO REG STM DF3A6.8FU
                                                                         15k 5% 0.062W
                                                          4822 051 30153
                                                                                                     6439
                                                                                                            9322 146 61685
                       10k 5% 0.062W
                                                   3953
        4822 051 30103
 3823
                       10k 5% 0.062W
                                                          4822 051 30472
                                                                         4k7 5% 0.062W
                                                                                                                            TOSJ
                                                   3954
 3824
        4822 051 30103
                                                                                                                           DIO REG SM DF3A6.8FU
                                                   3955
                                                          4822 051 30472 4k7 5% 0.062W
                                                                                                     6440
                                                                                                            9322 146 61685
        4822 051 30103
                        10k 5% 0.062W
 3825
                                                          4822 051 30222 2k2 5% 0.062W
                       0Ω jumper
                                                   3956
                                                                                                                            TOSJ
 3829
        4822 051 30008
                                                                                                                           DIO REG ST BZM55-C6V8
                       4k7 5% 0.062W
10k 5% 0.062W
                                                          4822 051 30222 2k2 5% 0.062W
                                                                                                     6460
                                                                                                            9322 129 38685
                                                   3957
 3830
        4822 051 30472
                                                          4822 051 30472 4k7 5% 0.062W
                                                   3958
                                                                                                                           (TEGO
        4822 051 30103
 3831
        4822 117 13632 100k 1% 0603 0.62W
 3832
```

EN 318	,10. ^{CC}	DVDR990 /0X1	Spare parts list
--------	--------------------	--------------	------------------

6461	9322 129 42685	DIO REG SM BZM55-C15	7514	3198 010 42320		2147	4822 124 40248	
6460	0200 100 00005	(TEGO) R	7515	4822 130 42804		2151		100nF 10% 50V
6462	9322 129 38685	DIO REG SM BZM55-C6V8 (TEG0)	7516 7517	3198 010 42310 3198 010 42320		2152 2153	4822 126 14241 4822 126 13694	0603 50V 330P COL R
6463	9322 129 38685	DIO REG SM BZM55-C6V8	7600		IC SM MSP3415G-QG-B8	2200	4822 124 11566	
		(TEG0)			(MIAS) R	2201	2222 580 15649	100nF 10% 50V
6464	9322 129 38685	DIO REG SM BZM55-C6V8	7700	4822 130 61553		2210	2020 021 91657	EL YXG 16V S 680µF PM20
6465	9322 129 38685	(TEG0) DIO REG SM BZM55-C6V8	7701 7702	4822 130 61553 4822 130 61553		2211	4822 124 40255	B 100μF 20% 63V
0400	3022 123 30003	(TEG0)	7703		IC SM TDA9818T/V1(PHSE)	2214		2200μF 20% 16V YXG EL
6466	9322 146 61685	DIO RÉG SM DF3A6.8FU			R	2220		220μF 20% 25V
0.400	4000 400 00777	TOSJ	7704	3198 010 42320		2221		100μF 20% 63V
6468 6501	4822 130 83757 9322 129 42685	DIO REG SM BZM55-C15	7705 7706	5322 130 42755 3198 010 42320		2223		100nF 10% 50V 100µF 20% 63V
0001	0022 120 42000	(TEG0) R	7707	3198 010 42310		2235		EL YK 50V S 330µF PM20 B
6502	9322 129 38685	DIO RÉG SM BZM55-C6V8	7708	4822 130 61553		2240		EL YXG 16V S 1000μF PM20
6503	0222 120 20605	(TEG0)	7709 7800	3198 010 42310		0044	4000 404 40055	B
0303	3322 123 36063	DIO REG SM BZM55-C6V8 (TEG0)	7801	3198 010 42310	IC SM TL074CD (ST00) R BC847BW	2241 2251		100μF 20% 63V 22nF 10% 25V 0603
6504	9322 129 38685	DIO RÉG SM BZM55-C6V8	7803	4822 209 16884		2501		22nF 10% 25V 0603
CEOE	0000 440 04005	(TEG0)	7804	3198 010 42320		2502		100μF 20% 63V
6505	9322 146 61685	DIO REG SM DF3A6.8FU TOSJ	7805 7806	3198 010 42310 3198 010 42320		2506 2511		100μF 20% 63V 100nF 10% 16V 0603
6506	9322 129 38685	DIO REG SM BZM55-C6V8	7807	4822 130 60854		2512		100μF 20% 63V
		(TEG0)	7809	3198 010 42310	BC847BW	2513		100nF 10% 50V
6507	9322 129 38685	DIO REG SM BZM55-C6V8	7810	4822 209 63604		2515		100μF 20% 63V
6508	9322 129 38685	(TEG0) DIO REG SM BZM55-C6V8	7811 7812	4822 209 15139 3198 010 42320		2520 2521		22nF 10% 25V 0603 100µF 20% 63V
		(TEG0)	7813	3198 010 42310	BC847BW		,3EE 1E4 40200	. 00µ1 E0 /0 00¥
6509	9322 150 38685		7815	4822 209 16954		0		
6600	4822 130 83757	BAS385(VISH)R MCI 4148	7816 7817	3198 010 42310 3198 010 42310				
6700	4822 130 83757		7900		TL7705ACD1013TRA	3120▲	2122 550 00147	VDR DC 1M A/423V S MAX
6701	4822 130 11525		7901	4822 209 73852		21224	4900 OE0 01604	775V B
6702	4822 130 11525		7902	9340 560 36235		3125	4822 053 21684 4822 116 83866	
6703 6801	4822 130 83757 9322 150 38685		7906	9322 152 30668	ICSM M29F800AT- 70N1(ST00)	3126	4822 116 83866	1M 5% 0.5W
	0022 100 00000	BAS385(VISH)R	7907	9322 161 94668	IC SM CY62128-	3127	4822 116 83874	
6802	4822 130 83757				70SC(CYPR)R	3128 3131	4822 116 83874 4822 116 52195	
6803 6804	4822 130 83757 4822 130 10654		7909 7950	4822 130 61553		3132	4822 116 52195	
6805	9322 150 38685		7951	4822 209 60177 3198 010 42310		3133	4822 116 80676	
		BAS385(VISH)R	7952	3198 010 42310		3134	4822 116 80676	
6807	4822 130 83757		7970	4822 209 63709		3135 3139	4822 116 80676 4822 117 13632	100k 1% 0603 0.62W
6970 6971	4822 130 83757 4822 130 83757		7971 7972	4822 130 41087 3198 010 42310		3140	4822 051 30272	2k7 5% 0.062W
6972	4822 130 83757		7974	3198 010 42310		3141	4822 116 52257	
-			7975	9340 560 36235		3142 3143	4822 051 30221 4822 051 30102	220Ω 5% 0.062W
€	adam.		7990	4822 209 17505	STV5348D	3144	4822 051 30102	
7000	0400 040 40000	DO057DW				3145	4822 051 20223	
7000 7001	3198 010 42320 4822 209 17423		Tray	Front		3146 3147	4822 116 52175 4822 051 30222	
7002	4822 209 62312					3148	4822 116 52256	
7004	9352 670 99118	IC SM UDA1361TS/N1	Vario	us		3149	4822 116 52256	2k2 5% 0.5W
7007	2109 010 42220	(PHSE) R	0003	3104 120 00272	DW BADGE	3150	4822 053 10689	
7008	3198 O10 42320 3198 O10 42320		0002	3104 120 00272	HW BADGE	3151 3152	4822 117 13632 4822 116 52261	100k 1% 0603 0.62W
7009	3198 010 42310	BC847BW				3200	4822 116 52263	
7010 7011	3198 010 42310		PSU	PWB		3201	4822 051 20333	
7321	3198 O10 42310 9322 147 95668	FET SIG SM 2SK2839				3220 3221	4822 051 30222	
	1 +1 00000	(TOSJ)	Vario	us		3222	4822 051 30223 4822 051 30472	
7323	9322 147 95668	FET SÍG SM 2SK2839	0010	4822 492 63066		3223	4822 116 52283	4k7 5% 0.5W
7324	4822 130 61553	(TOSJ)	0021	4822 492 63066			4822 052 10479	
7329	3198 010 42310				FIX. TRANSISTOR	3233 3234	4822 117 10833 4822 117 10833	
7330	3198 010 42310	BC847BW		4822 492 63066 4822 492 63066		3250	4822 116 83883	
7331						3253		47k 1% 0.063W 0603
7000	3198 010 42310		0090	4822 492 63066				4000 001 0
7332 7400	4822 209 33665	L78M08CV	0101▲	4822 265 31015		3254	4822 116 83883	
7332 7400 7401	4822 209 33665 9322 143 92668		0101 ▲ 0120 ▲	4822 265 31015 4822 265 11253	FUSE HOLDER 2P		4822 116 83883 5322 117 13026	4k7 1% 0.063W 0603 RC 22H
7400 7401 7402	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25	0101▲ 0120▲ 1120▲	4822 265 31015 4822 265 11253 4822 253 30383	19181 (2,5A)	3254 3255 3256 3501	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256	4k7 1% 0.063W 0603 RC 22H 4k7 1% 0.063W 0603 RC 22H 2k2 5% 0.5W
7400 7401 7402 7403	4822 209 33665 9322 143 92668 9322 143 92668 4822 130 42804 4822 130 42804	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BCB17-25 BC817-25	0101▲ 0120▲ 1120▲	4822 265 31015 4822 265 11253 4822 253 30383		3254 3255 3256 3501 3502	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026	4k7 1% 0.063W 0603 RC 22H 4k7 1% 0.063W 0603 RC 22H 2k2 5% 0.5W 4k7 1% 0.063W 0603 RC 22H
7400 7401 7402	4822 209 33665 9322 143 92668 9322 143 92668 4822 130 42804 4822 130 42804 4822 130 42804	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25	0101▲ 0120▲ 1120▲ 1520▲	4822 265 31015 4822 265 11253 4822 253 30383	19181 (2,5A)	3254 3255 3256 3501 3502 3503	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681	4k7 1% 0.063W 0603 RC 22H 4k7 1% 0.063W 0603 RC 22H 2k2 5% 0.5W 4k7 1% 0.063W 0603 RC 22H 680Ω 5% 0.062W
7400 7401 7402 7403 7431 7433 7460	4822 209 33665 9322 143 92668 9322 143 92668 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25	0101▲ 0120▲ 1120▲	4822 265 31015 4822 265 11253 4822 253 30383	19181 (2,5A)	3254 3255 3256 3501 3502	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681	4k7 1% 0.063W 0603 RC 22H 4k7 1% 0.063W 0603 RC 22H 2k2 5% 0.5W 4k7 1% 0.063W 0603 RC 22H 680Ω 5% 0.062W 4k7 1% 0.063W 0603 RC 22H
7400 7401 7402 7403 7431 7433 7460 7461	4822 209 33665 9322 143 92668 9322 143 92668 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25	0101A 0120A 1120A 1520A	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144	19181 (2,5A) 19398E1(3,150A) CERSAF KX 250V S 1nF	3254 3255 3256 3501 3502 3503 3504 3511 3512	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 30103 4822 051 20472	4k7 1% 0.063W 0603 RC 22H 4k7 1% 0.063W 0603 RC 22H 2k2 5% 0.5W 4k7 1% 0.063W 0603 RC 22H 680Ω 5% 0.062W 4k7 1% 0.063W 0603 RC 22H 10k 5% 0.062W 4k7 5% 0.1W
7400 7401 7402 7403 7431 7433 7460 7461 7462	4822 209 33665 9322 143 92668 9322 143 92668 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 3198 010 42310	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW	0101 A 0120 A 1120 A 1520 A 	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186	19181 (2,5A) 19398E1(3,150A) CERSAF KX 250V S 1nF PM20 A	3254 3255 3256 3501 3502 3503 3504 3511 3512 3513	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 30103 4822 051 20472 4822 117 12925	$4k71\%0.063W0603RC22H4k71\%0.063W0603RC22H2k25\%0.5W4k71\%0.063W0603RC22H680\Omega5\%0.062W4k71\%0.063W0603RC22H10k5\%0.062W4k75\%0.1W475\%0.1W47k1\%0.063W0603RC22H10k5\%0.062W4k75\%0.1W47k1\%0.063W0603$
7400 7401 7402 7403 7431 7433 7460 7461	4822 209 33665 9322 143 92668 9322 143 92668 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847-8W BC817-25	0101 \(\text{0120 \text{\ti}\text{\texi{\text{\texi}\tex{\text{\text{\text{\text{\text{\text{\texi}\text{\texi}\tint{\text{\text{\text{\text{\text{\texi}\tiex{\tiint{\text{\texi}\	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697	19181 (2,5A) 19398E1(3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V	3254 3255 3256 3501 3502 3503 3504 3511 3512 3513 3514	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003	$4k71\%0.063W0603RC22H4k71\%0.063W0603RC22H2k25\%0.5W4k71\%0.063W0603RC22H680\Omega5\%0.062W4k71\%0.063W0603RC22H10k5\%0.062W4k75\%0.1W47k1\%0.063W060310k1\%0.063W060310k1\%0.064W10k1\%0.063W060310k1\%0.064W10k1\%0.065W060310k1\%0.064W10k1\%0.065W060310k10k10k10k10k10k10k10k10k10k$
7400 7401 7402 7403 7431 7433 7460 7461 7462 7463 7464 7466	4822 209 33665 9322 143 92668 9322 143 92668 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 3198 010 42310 4822 130 42804 3198 010 42310	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25	0101 \(\text{0120} \) 1120 \(\text{1120} \) 1520 \(\text{1520} \)	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162	19181 (2,5A) 19398E1(3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68μF PM20 10nF 5% 400V	3254 3255 3256 3501 3502 3503 3504 3511 3512 3513 3514 3515 3516	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 30103 4822 051 20472 4822 117 12925	$\begin{array}{l} 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 2 \text{K2} \ 5\% \ 0.5W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 680\Omega \ 5\% \ 0.062W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 10 \text{K} \ 5\% \ 0.062W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 10 \text{K} \ 5\% \ 0.1W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \\ 10 \text{K} \ 0.66W \\ 10 \text{K} \ 1\% \ 0.1W \\ \end{array}$
7400 7401 7402 7403 7431 7433 7460 7461 7462 7463 7464 7466 7470	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 5322 209 11517	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 PC74HCU04T	0101 \(\text{\text{0120}} \) 0120 \(\text{\text{\text{0120}}} \) 1120 \(\text{\text{\text{0120}}} \) 1520 \(\text{\text{\text{020}}} \) 2119 \(\text{\text{\text{020}}} \) 2125 \(2129 \) 2130	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162 4822 126 14525	19181 (2,5A) 19398E1 (3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 1KV	3254 3255 3256 3501 3502 3503 3504 3511 3512 3513 3514 3515 3516 3520	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003 4822 117 10833 4822 051 30103 4822 051 30103	$ \begin{array}{l} 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 2 \text{K2} \ 5\% \ 0.5W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 680\Omega \ 5\% \ 0.062W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 10 \text{K} \ 5\% \ 0.062W \\ 4 \text{K7} \ 5\% \ 0.1W \\ 47 \text{K} \ 1\% \ 0.063W \ 0603 \\ 10 \text{K} \ 1\% \ 0.6W \\ 10 \text{K} \ 1\% \ 0.1W \\ 10 \text{K} \ 5\% \ 0.062W \\ 510\Omega \ 5\% \ 0.1W \\ \end{array} $
7400 7401 7402 7403 7431 7433 7460 7461 7462 7463 7464 7466	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 5322 2 09 11517 3198 0 10 42320	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC74HCU04T BC857BW	0101 \(\text{\text{0120}} \) 0120 \(\text{\text{\text{0120}}} \) 1120 \(\text{\text{\text{0120}}} \) 1520 \(\text{\text{\text{020}}} \) 2119 \(\text{\text{\text{020}}} \) 2125 \(2129 \) 2130	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162 4822 126 14525	19181 (2,5A) 19398E1(3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 1KV CERSAF KX 250V S 1nF	3254 3255 3256 3501 3502 3503 3504 3511 3512 3513 3514 3515 3516 3520 3521	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003 4822 117 10833 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30102	$\begin{array}{l} 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 2 \text{K2} \ 5\% \ 0.5W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 680\Omega \ 5\% \ 0.062W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 10 \text{K} \ 5\% \ 0.062W \\ 4 \text{K7} \ 5\% \ 0.1W \\ 4 \text{K7} \ 5\% \ 0.163W \ 0603 \\ 10 \text{K} \ 1\% \ 0.663W \ 0603 \\ 10 \text{K} \ 1\% \ 0.6W \\ 10 \text{K} \ 5\% \ 0.062W \\ 510\Omega \ 5\% \ 0.1W \\ 1 \text{K} \ 5\% \ 0.062W \\ \end{array}$
7400 7401 7402 7403 7431 7433 7460 7461 7462 7463 7464 7466 7470 7500 7501 7505	4822 209 33665 9322 143 92668 9322 143 92668 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 4822 130 42804 3198 010 42310 4822 130 42804 5322 209 11517 3198 010 42320 3198 010 42320 4822 130 42804	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC8478W BC817-25 BC847BW BC817-25 PC74HCU04T BC857BW BC857BW BC817-25	0101 \(\text{\text{0120}} \) 0120 \(\text{\text{\text{0120}}} \) 1120 \(\text{\text{\text{0120}}} \) 1520 \(\text{\text{\text{020}}} \) 2119 \(\text{\text{\text{020}}} \) 2125 \(2129 \) 2130	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162 4822 126 14525	19181 (2,5A) 19398E1(3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 1KV CERSAF KX 250V S 1nF PM20 A	3254 3255 3256 3501 3502 3503 3504 3511 3512 3513 3514 3515 3516 3520 3521	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 4822 051 30681 5322 117 13026 4822 051 20472 4822 117 12925 4822 050 21003 4822 051 20103 4822 051 2051 2051 4822 051 30103 4822 051 2051 4822 051 30102 4822 117 11449	$ \begin{array}{l} 4k7\ 1\%\ 0.063W\ 0603\ RC\ 22H \\ 4k7\ 1\%\ 0.063W\ 0603\ RC\ 22H \\ 2k2\ 5\%\ 0.5W \\ 4k7\ 1\%\ 0.063W\ 0603\ RC\ 22H \\ 680\Omega\ 5\%\ 0.062W \\ 4k7\ 1\%\ 0.063W\ 0603\ RC\ 22H \\ 10k\ 5\%\ 0.062W \\ 4k7\ 5\%\ 0.1W \\ 47k\ 1\%\ 0.063W\ 0603 \\ 10k\ 1\%\ 0.6W \\ 10k\ 1\%\ 0.1W \\ 10k\ 5\%\ 0.062W \\ 510\Omega\ 5\%\ 0.1W \\ \end{array} $
7400 7401 7402 7403 7431 7433 7460 7461 7462 7463 7464 7466 7470 7500 7501 7505 7506	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 5322 209 11517 3198 0 10 42320 3198 0 10 42320 4822 1 30 42804 4822 1 30 42804	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC847BW BC817-25 PC74HCU04T BC857BW BC857BW BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25	0101	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162 4822 126 14525 2020 554 90186 4822 126 12263 2222 580 15649	19181 (2,5A) 19398E1 (3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 1KV CERSAF KX 250V S 1nF PM20 A 220pF 10%) 1KV 100nF 10% 50V	3254 3255 3256 3501 3502 3503 3504 3511 3512 3512 3513 3514 3515 3516 3520 3521 3522 3523 3524	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30102 4822 117 11449 4822 051 30681 4822 051 30681 4822 051 20332	$\begin{array}{l} 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 2 \text{K2} \ 5\% \ 0.5W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 680\Omega \ 5\% \ 0.062W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 10k \ 5\% \ 0.062W \\ 4 \text{K7} \ 5\% \ 0.1W \\ 47k \ 1\% \ 0.063W \ 0603 \\ 10k \ 1\% \ 0.6W \\ 10k \ 1\% \ 0.6W \\ 10k \ 1\% \ 0.1W \\ 10k \ 5\% \ 0.062W \\ 510\Omega \ 5\% \ 0.1W \\ 1k \ 5\% \ 0.062W \\ 2 \text{K2} \ 5\% \ 0.1W \ 0805 \\ 680\Omega \ 5\% \ 0.062W \\ 3 \text{K3} \ 5\% \ 0.1W \\ \end{array}$
7400 7401 7402 7403 7431 7433 7460 7461 7462 7463 7464 7466 7470 7500 7501 7505 7506 7507	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 5322 209 11517 3198 0 10 42320 4822 1 30 42804 4822 1 30 42804 9322 1 30 58671	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC74HCU04T BC857BW BC817-25 BC8	0101	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162 4822 126 14525 2020 554 90186 4822 126 1263 222 580 15649 2222 580 15649	19181 (2,5A) 19398E1 (3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 1KV CERSAF KX 250V S 1nF PM20 A 220pF 10%) 1KV 100nF 10% 50V	3254 3255 3256 3501 3502 3503 3504 3511 3512 3512 3513 3514 3515 3516 3520 3521 3522 3523 3524	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30102 4822 117 11449 4822 051 30681 4822 051 30681 4822 051 20332	4k7 1% 0.063W 0603 RC 22H 4k7 1% 0.063W 0603 RC 22H 2k2 5% 0.5W 4k7 1% 0.063W 0603 RC 22H 680Ω 5% 0.062W 4k7 1 % 0.063W 0603 RC 22H 10k 5% 0.062W 4k7 5% 0.1 W 47k 1 % 0.063W 0603 RC 22H 10k 1 % 0.063W 0603 RC 22H 10k 1 % 0.062W 4k7 5 % 0.1 W 10k 5 % 0.062W 510Ω 5 % 0.1 W 10k 5 % 0.062W 510Ω 5 % 0.1 W 10k 5 % 0.062W 2k2 5 % 0.1 W 0805 680Ω 5 % 0.062W
7400 7401 7402 7403 7431 7433 7460 7461 7462 7463 7464 7466 7470 7500 7501 7505 7506	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 5322 209 11517 3198 0 10 42320 3198 0 10 42320 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 9322 1 35 58671 3198 0 10 10 42310	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC857BW BC857BW BC857BW BC857BW BC817-25 BC817-25 BC817-25	0101	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 111144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162 4822 126 14525 2020 554 90186 4822 126 12263 2222 580 15649 4822 126 13881	19181 (2,5A) 19398E1(3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 11KV CERSAF KX 250V S 1nF PM20 A 220pF 10%) 1KV 100nF 10% 50V 100nF 10% 50V 470pF 5% 50V	3254 3255 3256 3501 3502 3503 3504 3511 3512 3512 3513 3514 3515 3516 3520 3521 3522 3523 3524	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30102 4822 117 11449 4822 051 30681 4822 051 30681 4822 051 20332	$\begin{array}{l} 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 2 \text{K2} \ 5\% \ 0.5W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 680\Omega \ 5\% \ 0.062W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 10k \ 5\% \ 0.062W \\ 4 \text{K7} \ 5\% \ 0.1W \\ 47k \ 1\% \ 0.063W \ 0603 \\ 10k \ 1\% \ 0.6W \\ 10k \ 1\% \ 0.6W \\ 10k \ 1\% \ 0.1W \\ 10k \ 5\% \ 0.062W \\ 510\Omega \ 5\% \ 0.1W \\ 1k \ 5\% \ 0.062W \\ 2 \text{K2} \ 5\% \ 0.1W \ 0805 \\ 680\Omega \ 5\% \ 0.062W \\ 3 \text{K3} \ 5\% \ 0.1W \\ \end{array}$
7400 7401 7402 7403 7431 7433 7461 7462 7463 7464 7470 7500 7501 7505 7506 7507 7508 7509 7510	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 5322 209 11517 3198 0 10 42320 4822 1 30 42804 4822 1 30 42804 9322 1 30 58671 3198 0 10 42310 3198 0 10 42310 3198 0 10 42310 3198 0 10 42310	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC847BW BC817-25 PC74HCU04T BC857BW BC857BW BC817-25 BC8478W BC817-25 CSM STV6410AD (ST00) Y BC847BW	0101	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697 2222 151 90053 4822 126 14525 2020 554 90186 4822 126 12263 2222 580 15649 2222 580 15649 4822 126 13881 4822 126 13881 4822 126 13881 4822 126 13881	19181 (2,5A) 19398E1 (3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 1KV CERSAF KX 250V S 1nF PM20 A 220pF 10%) 1KV 100nF 10% 50V	3254 3255 3256 3501 3502 3503 3504 3511 3512 3512 3513 3514 3515 3516 3520 3521 3522 3523 3524	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30102 4822 117 11449 4822 051 30681 4822 051 30681 4822 051 20332	$\begin{array}{l} 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 2 \text{K2} \ 5\% \ 0.5W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 680\Omega \ 5\% \ 0.062W \\ 4 \text{K7} \ 1\% \ 0.063W \ 0603 \ \text{RC} \ 22H \\ 10k \ 5\% \ 0.062W \\ 4 \text{K7} \ 5\% \ 0.1W \\ 47k \ 1\% \ 0.063W \ 0603 \\ 10k \ 1\% \ 0.6W \\ 10k \ 1\% \ 0.6W \\ 10k \ 1\% \ 0.1W \\ 10k \ 5\% \ 0.062W \\ 510\Omega \ 5\% \ 0.1W \\ 1k \ 5\% \ 0.062W \\ 2 \text{K2} \ 5\% \ 0.1W \ 0805 \\ 680\Omega \ 5\% \ 0.062W \\ 3 \text{K3} \ 5\% \ 0.1W \\ \end{array}$
7400 7401 7402 7403 7431 7433 7461 7462 7463 7464 7470 7500 7501 7505 7506 7507 7508 7508 7509 7510 7511	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 5322 209 11517 3198 0 10 42320 3198 0 10 42320 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 9322 1 35 58671 3198 0 10 42310 3198 0 10 42310	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC847BW BC817-25 PC74HCU04T BC857BW BC857BW BC817-25 BC817-25 IC SM STV6410AD (ST00) Y BC847BW BC847FBW BC847FBW BC847FBW BC847FS	0101	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162 4822 126 14525 2020 554 90186 4822 126 1263 2222 580 15649 4822 126 13881 4822 126 13881 4822 126 13881 4822 126 14305 4822 126 14305 4822 126 14305 4822 126 14305 4822 126 14305	19181 (2,5A) 19398E1 (3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 1KV CERSAF KX 250V S 1nF PM20 A 220pF 10%) 1KV 100nF 10% 50V 100nF 10% 50V 470pF 5% 50V 220pF 5% 63V CASE 100nF 10% 16V 0603 470nF 10% 16V 0603	3254 3255 3256 3501 3502 3503 3503 3511 3512 3513 3514 3515 3516 3520 3521 3522 3523 3524 3525	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003 4822 051 30103 4822 051 2051 10833 4822 051 30102 4822 117 13036	4k7 1% 0.063W 0603 RC 22H 4k7 1% 0.063W 0603 RC 22H 2k2 5% 0.5W 4k7 1% 0.063W 0603 RC 22H 680Ω 5% 0.062W 4k7 1% 0.063W 0603 RC 22H 10k 5% 0.062W 4k7 5% 0.1W 47k 1% 0.063W 0603 10k 1% 0.66W 10k 1% 0.1W 10k 5% 0.062W 510Ω 5% 0.1W 10k 5% 0.062W 2k2 5% 0.1W 0805 680Ω 5% 0.062W 3k3 5% 0.1W 1k2 1% 0.063W 0603 RC 22H
7400 7401 7402 7403 7431 7433 7461 7462 7463 7464 7470 7500 7501 7505 7506 7507 7508 7509 7510	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 5322 209 11517 3198 0 10 42320 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 9322 1 35 58671 3198 0 10 42310 3198 0 10 42310	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC847BW BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW	0101	4822 265 31015 4822 265 11253 4822 253 30383 4822 253 30383 4822 252 111144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162 4822 126 14525 2020 554 90186 4822 126 12263 2222 580 15649 2222 580 15649 4822 126 13881 4822 126 13881 4822 126 14583 4822 126 14583 4822 126 14583	19181 (2,5A) 19398E1(3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 1KV CERSAF KX 250V S 1nF PM20 A 220pF 10%) 1KV 100nF 10% 50V 100nF 10% 50V 470pF 5% 63V CASE 100nF 10% 16V 0603 470nF 10% 16V XTR 470nF 10% 16V XTR	3254 3255 3256 3501 3502 3503 3503 3511 3512 3513 3514 3515 3516 3520 3521 3522 3523 3524 3525	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003 4822 051 20103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30681 4822 051 30681	$\begin{array}{l} 4 \text{KT } 1\% \ 0.063 \text{W } 0603 \ \text{RC } 22 \text{H} \\ 4 \text{KT } 1\% \ 0.063 \text{W } 0603 \ \text{RC } 22 \text{H} \\ 2 \text{K2 } 5\% \ 0.5 \text{W} \\ 4 \text{K7 } 1\% \ 0.063 \text{W } 0603 \ \text{RC } 22 \text{H} \\ 680 \Omega \ 5\% \ 0.062 \text{W } 0603 \ \text{RC } 22 \text{H} \\ 10 \text{K } 5\% \ 0.062 \text{W} \\ 4 \text{K7 } 1\% \ 0.063 \text{W } 0603 \ \text{RC } 22 \text{H} \\ 10 \text{K } 5\% \ 0.062 \text{W} \\ 47 \text{K } 1\% \ 0.063 \text{W } 0603 \\ 10 \text{K } 1\% \ 0.063 \text{W } 0603 \\ 10 \text{K } 1\% \ 0.064 \text{W} \\ 10 \text{K } 1\% \ 0.064 \text{W} \\ 10 \text{K } 5\% \ 0.062 \text{W} \\ 510 \Omega \ 5\% \ 0.1 \text{W} \\ 10 \text{K } 5\% \ 0.062 \text{W} \\ 22 \text{K2 } 5\% \ 0.1 \text{W } 0805 \\ 680 \Omega \ 5\% \ 0.062 \text{W} \\ 3 \text{K3 } 5\% \ 0.1 \text{W} \end{array}$
7400 7401 7402 7403 7431 7433 7460 7461 7462 7463 7464 7466 7470 7500 7501 7505 7506 7507 7508 7509 7511 7511	4822 209 33665 9322 1 43 92668 9322 1 43 92668 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 3198 0 10 42310 4822 1 30 42804 5322 209 11517 3198 0 10 42320 3198 0 10 42320 4822 1 30 42804 4822 1 30 42804 4822 1 30 42804 9322 1 35 58671 3198 0 10 42310 3198 0 10 42310	L78M08CV IC SM BA7652AF (RHM0) R IC SM BA7652AF (RHM0) R BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC847BW BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW BC817-25 BC847BW	0101	4822 265 31015 4822 265 11253 4822 253 30383 4822 252 11144 2020 554 90186 4822 121 10697 2222 151 90053 4822 121 70162 4822 126 14525 2020 554 90186 4822 126 1263 2222 580 15649 4822 126 13881 4822 126 13881 4822 126 13881 4822 126 14305 4822 126 14305 4822 126 14305 4822 126 14305 4822 126 14305	19181 (2,5A) 19398E1(3,150A) CERSAF KX 250V S 1nF PM20 A 220nF 20% 275V EL 151 400V S 68µF PM20 10nF 5% 400V 47pF 5% 1KV CERSAF KX 250V S 1nF PM20 A 220pF 10%) 1KV 100nF 10% 50V 100nF 10% 50V 470pF 5% 63V CASE 100nF 10% 16V 0603 470nF 10% 16V XTR 470nF 10% 16V XTR	3254 3255 3256 3501 3502 3503 3503 3511 3512 3513 3514 3515 3516 3520 3521 3522 3523 3524 3525	4822 116 83883 5322 117 13026 5322 117 13026 4822 116 52256 5322 117 13026 4822 051 30681 5322 117 13026 4822 051 30103 4822 051 20472 4822 117 12925 4822 050 21003 4822 051 20103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30681 4822 051 30681	4k7 1% 0.063W 0603 RC 22H 4k7 1% 0.063W 0603 RC 22H 2k2 5% 0.5W 4k7 1% 0.063W 0603 RC 22H 680Ω 5% 0.062W 4k7 1% 0.063W 0603 RC 22H 10k 5% 0.062W 4k7 5% 0.1W 47k 1% 0.063W 0603 10k 1% 0.6W 10k 1% 0.6W 10k 1% 0.1W 10k 5% 0.062W 510Ω 5% 0.1W 1k 5% 0.062W 2k2 5% 0.1W 0805 680Ω 5% 0.062W 3k3 5% 0.1W 1k2 1% 0.063W 0603 RC22H

					Spare parts list	DVL	JH990 /UX I	10. EN 319
5115	2422 535 94634	IND FXD LHL08 S 2U2 PM20	1602	2422 025 16389	CON BM V 22P F 1.00 FFC	2307	2238 586 59812	0603 50V 100NP80M
0110	2-122-000-0-100-1	A			0.3 R	2308		0603 50V 100NP80M
	4822 157 11846	0.4	1603	2422 025 16939	CON BM V 60P F 0.80 84616 R	2309		0603 50V 100NP80M 0603 50V 100NP80M
5125 5131▲	4822 157 70826 4822 146 10402	TRAFO CT395FANF/PVF			П	2311		EL SM 35V 4U7 PM20 COL
5210		IND FXD LHL08 S 10U PM20	⊣⊢				0000 500 50040	R
5240	2422 535 94632	IND FXD LHL08 S 1U PM30 A				2312		0603 50V 100NP80M 0603 50V 100NP80M
5501	2422 535 94634	IND FXD LHL08 S 2U2 PM20	2100 2101		0603 50V 100NP80M 0603 50V 100NP80M	2403		EL SM 35V 4U7 PM20 COL
		A	2102		0603 50V 100NP80M	2404	2220 506 50012	R 0603 50V 100NP80M
5505 5511		IND FXD LHL08 S 10U PM20 IND FXD LHL08 S 10U PM20	2103		0603 50V 100NP80M	2405		0603 50V 100NP80M
5515	2422 535 94639	IND FXD LHL08 S 10U PM20	2104 2105		0603 50V 100NP80M 0603 50V 100NP80M	2406		0603 50V 100NP80M
5520	2422 535 94634	IND FXD LHL08 S 2U2 PM20 A	2106	2238 586 59812	0603 50V 100NP80M	2407 2408		0603 50V 100NP80M 0603 50V 100NP80M
		^	2107		0603 50V 100NP80M	2409	2238 586 59812	0603 50V 100NP80M
→ -			2108 2109		0603 50V 100NP80M 0603 50V 100NP80M	2410		0603 50V 100NP80M EL SM 35V 4U7 PM20 COL
			2110	2238 586 59812	0603 50V 100NP80M	2411	3190 030 74760	R .
6125 6130	4822 130 42606 5322 130 34574		2111		0603 50V 100NP80M 0603 50V 100NP80M	2412		0603 50V 100NP80M
6131	5322 130 34574		2113		0603 50V 100NP80M	2413 2414		0603 50V 100NP80M 0603 50V 100NP80M
6132	5322 130 34574		2114		0603 50V 100NP80M	2415		0603 50V 100NP80M
6140 6141	4822 130 30842 4822 130 83757		2115 2116		0603 50V 100NP80M 0603 50V 100NP80M	2416		0603 50V 100NP80M
6142	4822 130 30842	BAV21	2117		0603 50V 100NP80M	2417 2418		0603 50V 100NP80M 0603 50V 100NP80M
6143 6144	4822 130 30842	BAV21 DIO REG SM BZX284-C16	2118 2119		0603 50V 100NP80M EL SM 35V 4U7 PM20 COL	2419	2238 586 59812	0603 50V 100NP80M
0144	9340 367 30115	(PHSE) R	2113	3130 000 74700	R	2420 2421		0603 50V 100NP80M 0603 50V 100NP80M
6145	4822 130 83757	MCL4148	2120		0603 50V 100NP80M	2422		0603 50V 100NP80M
6146 6151	4822 130 83757 4822 130 31603		2121		0603 50V 100NP80M 0603 50V 100NP80M	2423		0603 50V 100NP80M
6152	4822 130 31603		2123	2238 586 59812	0603 50V 100NP80M	2424 2425		0603 50V 100NP80M 0603 50V 100NP80M
6153	4822 130 31603 4822 130 31603		2124 2125		0603 50V 100NP80M 0603 50V 100NP80M	2426	2238 586 59812	0603 50V 100NP80M
6154 6200	4822 130 31603		2126		0603 50V 100NP80M	2427 2428		0603 50V 100NP80M 0603 50V 100NP80M
6201	4822 130 34142	BZX79-B33	2127	3198 030 74780	EL SM 35V 4U7 PM20 COL	2429		0603 50V 100NP80M
6210 6211	4822 130 11596 5322 130 34574		2128	3198 016 31020	R 0603 25V 1nF	2430		0603 50V 100NP80M
6215		DIO REC STPS745FP	2129		68pF 5% 63V CASE 0603	2431	3198 030 74780	EL SM35V 4U7 PM20 COL R
0000	5000 400 04000	(ST00) L	2132		0603 50V 100NP80M	2432	2238 586 59812	0603 50V 100NP80M
6220 6221	5322 130 31938 4822 130 30842		2135	3198 030 74780	EL SM 35V 4U7 PM20 COL R	2433		0603 50V 1 00NP80M
6230	4822 130 42606	BYD33J	2136		0603 50V 47P PM5	2434 2435		0603 50V 1 00NP80M 0603 50V 1 00NP80M
6231 6240	4822 130 34142 4822 130 11596		2137 2139		0603 50V 100NP80M 0603 50V 100NP80M	2436		0603 50V 1 00NP80M
6505	4822 130 11390		2141		0603 50V 47P PM5	2437 2438		0603 50V 1 OONP80M 0603 50V 1 OONP80M
6511	4822 130 11666		2146		0603 50V 100NP80M 220nF 20% 16V	2439		0603 50V 1 OONP80M
6512 6515	5322 130 34574 4822 130 34278		2153 2154		22nF 10% 25V 0603	2440 2441		0603 50V 1 00NP80M EL SM35V 4U7 PM20 COL
6520	4822 130 83757		2200	3198 016 31020		2441	3190 030 74760	R
			2201 2202		22nF 10% 25V 0603 0603 50V 100NP80M	2442		0603 50V 1 OONP80M
R			2203		EL SM 35V 4U7 PM20 COL	2443 2444	4822 122 33741 2238 586 59812	0603 5)V 1 OONP80M
7125	9322 126 65687	STP5NB60FP	2204	2222 867 15330	R 0603 50V 33P PM5	2446	3198 016 31020	0603 25V 1nF
7140	5322 130 60159	BC846B	2205	2238 586 59812	0603 50V 100NP80M	2500 2501	3198 016 31020	0603 25V 1 nF 0603 55V 1 OONP80M
7141 7142	4822 130 60373 5322 130 60159		2206		0603 50V 100NP80M 0603 50V 33P PM5	2502		0603 5/V 100NP80M
7143	5322 130 60159	BC846B	2207 2208		0603 50V 33P FWS	2503		0603 50V 1 OONP80M
7200▲	9322 149 04682	OPT CP TCET1102(G) (VISH) L	2209	2238 586 59812	0603 50V 100NP80M	2504 2505		0603 5)V 1 OONP80M 0603 5)V 1 OONP80M
7220	4822 209 72684		2210 2211		0603 50V 100NP80M 0603 50V 100NP80M	2506	2238 586 59812	0603 5/V 1 OONP80M
7241	4822 130 60373		2212		0603 50V 100NP80M	2507 2508		0603 5IV 1 O ONP80M 0603 5IV 1 O ONP80M
7251 7501	4822 209 81397 9322 163 53685	FET POW SM IRLML2502	2213		0603 50V 100NP80M 0603 50V 100NP80M	2509		0603 5IV 1 OONP80M
		(INRO) R	2214 2215		0603 50V 100NP80M	2510 2511	4822 122 33761 4822 122 33741	
7502 7511	4822 209 81397	FET POW SM IRLML2502	2216		0603 50V 100NP80M	2512		0603 5/V 1 OONP80M
7311		(INR0) R	2217 2218		0603 50V 100NP80M EL SM 35V 4U7 PM20 COL	2513	2238 586 59812	0603 5/V 1 OONP80M
7512	5322 130 60159			0.00 000 7 1700	R	2514 2515		0603 5/V 1 O ONP80M 0603 5/V 1 O ONP80M
7515	9322 163 53685	FET POW SM IRLML2502 (INR0) R	2219		0603 50V 100NP80M	2516	2238 586 59812	0603 5/V 1 OONP80M
7520	4822 130 11336	STP16NE06FP	2220 2221		0603 50V 100NP80M 0603 50V 100NP80M	2517	3198 030 74780	EL SM35V 4U7 PM20 COL
7521	4822 209 81397	TL431CLPST	2222	2238 586 59812	0603 50V 100NP80M	2518	3198 030 74780	R EL SM35V 4U7 PM20 COL
			2223 2224		0603 50V 100NP80M 0603 50V 100NP80M			R
Dig 1	I.5 PWB		2225		0603 50V 100NP80M	2519	3198 030 74780	EL SM35V 4U7 PM20 COL R
			2226		0603 50V 100NP80M	2520	3198 030 74780	EL SM35V 4U7 PM20 COL
Vario	us		2227 2228		0603 50V 100NP80M 0603 50V 100NP80M	0504	0000 500 50040	R 0000 EN 4 CONDON
1100	2422 025 17018	CON BM V 15P F 1.00 FFC	2229	2238 586 59812	0603 50V 100NP80M	2521 2522		0603 5N 1 OONP80M 0603 5N 1 OONP80M
4404	2422 025 47040	0.3 R	2230	3198 030 74780	EL SM 35V 4U7 PM20 COL R	2523	2238 586 59812	0603 5IV 1 OONP80M
1 101	2422 020 1/018	CON BM V 15P F 1.00 FFC 0.3 R	2231		0603 50V 100NP80M	2524 2525		0603 5V 1 O O N P 80 M 0603 5V 1 O O N P 80 M
1200	2422 025 16794	CON BM V 7P F 1.00 FFC	2300		0603 50V 100NP80M	2526		0603 5W 1 ONP80M
1 500	2422 542 01115	0.3 R RES XTL SM 24M576 12P	2301		0603 50V 100NP80M 0603 50V 100NP80M	2527	2238 586 59812	0603 5V 1 O NP80M
1300		CX-11F R	2303	2238 586 59812	0603 50V 100NP80M	2528 2529		0603 5V 1 O O N P 8 O M 0603 5V 1 O O N P 8 O M
1600	2422 025 16729	CON BM V 10P F 1.00 FFC	2304	3198 030 74780	EL SM 35V 4U7 PM20 COL R	2530	2238 586 59812	0603 5V 1 ONP80M
1601	2422 025 16389	0.3 R CON BM V 22P F 1.00 FFC	2305	3198 030 74780	EL SM 35V 4U7 PM20 COL	2531 2532		0603 5V 100NP80M 0603 5V 100NP80M
50.		0.3 R	2202	0000 500 50040	R 0602 FOV 100NIDDOM	2532		0603 5V 100NP80M
			2306	2230 300 598 12	0603 50V 100NP80M	2534	2238 586 59812	0603 5W 100NP80M

EN 320 10.	DVDR990 /0X1	Spare parts list
------------	--------------	------------------

2535								
0500	2238 586 59812	0603 50V 100NP80M	3126	4822 117 12891	220k 1% ERJ3Ω	3611	5322 117 13059	560Ω 1% 0.063W 0603
2536	2238 586 59812	0603 50V 100NP80M	3127	4822 051 30479	47Ω 5% 0.062W			RC22H
2537		0603 50V 100NP80M	3128		47Ω 5% 0.062W	3612	5322 117 13050	560Ω 1% 0.063W 0603
2538			3129			0012	3022 117 13033	
		0603 50V 100NP80M			47Ω 5% 0.062W			RC22H
2539	3198 030 74780	EL SM 35V 4U7 PM20 COL	3130	2120 611 00019	NTC SM 0603 0W1 4k7 PM5	3613	4822 051 30102	1k 5% 0.062W
		R			R	3615	4822 051 30101	100Ω 5% 0.062W
2540	3198 030 74780	EL SM 35V 4U7 PM20 COL	3131	4822 117 12917	1Ω 5% 0.062W CASE0603	3616	5322 117 13059	560Ω 1% 0.063W 0603
		R	3132		1Ω 5% 0.062W CASE0603		0000	RC22H
2541	2109 020 74790	EL SM 35V 4U7 PM20 COL	3133			2017	E000 117 100E0	
2541	3190 030 74780	EL SIVI 35V 407 FIVIZO COL			1Ω 5% 0.062W CASE0603	3617	5322 117 13059	560Ω 1% 0.063W 0603
		н	3134		1Ω 5% 0.062W CASE0603			RC22H
2542	3198 030 74780	EL SM 35V 4U7 PM20 COL	3135	4822 117 12917	1Ω 5% 0.062W CASE0603	3618	4822 051 30102	1k 5% 0.062W
		R	3136	4822 117 12917	1Ω 5% 0.062W CASE0603	3619	4822 051 30561	560Ω 5% 0.062W
2543	2238 586 59812	0603 50V 100NP80M	3137		4k7 5% 0.062W	3620		2k2 5% 0.062W
2544		0603 50V 100NP80M	3138		4k7 5% 0.062W			
						3621	5522 117 15059	560Ω 1% 0.063W 0603
2565	4822 122 33753		3200		3k3 5% 0.062W			RC22H
2600		0603 50V 100NP80M	3201		1k5 5% 0.062W	3622	5322 117 13059	560Ω 1% 0.063W 0603
2601	4822 126 11785	0603 50V 47P PM5	3202	4822 051 30103	10k 5% 0.062W			RC22H
2602	4822 126 11785	0603 50V 47P PM5	3203	4822 117 12139	22Ω 5% 0.062W	3623	4822 051 30101	100Ω 5% 0.062W
2605		0603 50V 100NP80M	3204		100Ω 5% 0.062W	3624	4822 051 30102	
2606		0603 50V 47P PM5	3205		100Ω 5% 0.062W	3625		100Ω 5% 0.062W
2607		0603 50V 47P PM5	3206		100Ω 5% 0.062W	3626	5322 117 13059	560Ω 1% 0.063W 0603
2608	2238 586 59812	0603 50V 100NP80M	3207	4822 051 30103	10k 5% 0.062W			RC22H
2609	2238 586 59812	0603 50V 100NP80M	3208	4822 117 12139	22Ω 5% 0.062W	3627	5322 117 13059	560Ω 1% 0.063W 0603
2610		0603 50V 100NP80M	3209		10k 5% 0.062W			RC22H
2611		0603 50V 47P PM5	3211		2k2 5% 0.062W	3628	4822 051 30102	
2612		0603 50V 47P PM5	3212	4822 051 30152		3629		180Ω 5% 0.062W
2613	2238 586 59812	0603 50V 100NP80M	3213	4822 051 30103	10k 5% 0.062W	3630	4822 051 30181	180Ω 5% 0.062W
2614	2238 586 59812	0603 50V 100NP80M	3214	4822 051 30103	10k 5% 0.062W	3631	4822 117 12917	1Ω 5% 0.062W CASE0603
2615		0603 50V 100NP80M	3215	4822 051 30103		3632		560Ω 5% 0.062W
2616		0603 50V 47P PM5	3216	4822 051 30103		3633		560Ω 5% 0.062W
2617		0603 50V 47P PM5	3217		100Ω 5% 0.062W	3635		100Ω 5% 0.062W
2618		0603 50V 100NP80M	3218		100Ω 5% 0.062W	3636		180Ω 5% 0.062W
2619		0603 50V 100NP80M	3219		10k 5% 0.062W	3637	4822 051 30101	100Ω 5% 0.062W
2620	2238 586 59812	0603 50V 100NP80M	3220	4822 051 30103	10k 5% 0.062W	3638	4822 051 30222	
2621	4822 126 11785	0603 50V 47P PM5	3221	4822 051 30103		3902	4822 051 30472	
2622		0603 50V 47P PM5	3222	4822 051 30103		3903	4822 051 30472	
2625		0603 50V 100NP80M	3224	4822 051 30103		3906		47Ω 5% 0.062W
2626		0603 50V 47P PM5	3225	4822 051 30103		3908	4822 117 12139	22Ω 5% 0.062W
2627	4822 126 11785	0603 50V 47P PM5	3226	4822 051 30103	10k 5% 0.062W	3910	4822 051 30101	100Ω 5% 0.062W
2628	2238 586 59812	0603 50V 100NP80M	3227	4822 117 12139	22Ω 5% 0.062W	3911	4822 051 30103	10k 5% 0.062W
2629	2238 586 59812	0603 50V 100NP80M	3228	4822 117 12139	22Ω 5% 0.062W	3913	4822 051 30682	6k8 5% 0.062W
2630	3198 030 74780	EL SM 35V 4U7 PM20 COL	3229	2322 704 61303	RST SM 0603 RC22H 13k	3914		47Ω 5% 0.062W
		R			PM1 R	3915		47Ω 5% 0.062W
2632	2228 E86 E0012	0603 50V 100NP80M	3230	2222 704 61202	RST SM 0603 RC22H 13k	3916		
			3230	2022 104 01000				100k 1% 0603 0.62W
2633		0603 50V 100NP80M			PM1 R	3917		22Ω 5% 0.062W
2634		22nF 10% 25V 0603	3231		3k9 1% 0.063W 0603 RC22H	3918		100k 1% 0603 0.62W
2635	2238 586 59812	0603 50V 100NP80M	3232		3k9 1% 0.063W 0603 RC22H	3919	4822 051 30101	100Ω 5% 0.062W
2636	3198 030 74780	EL SM 35V 4U7 PM20 COL	3234	3198 031 14720	RST NETW 1206 4X4k7 PM5	3920	4822 117 12139	22Ω 5% 0.062W
		R			COLR	3921	4822 051 30103	10k 5% 0.062W
2722	2238 586 59812	0603 50V 100NP80M	3235	4822 117 12917	1Ω 5% 0.062W CASE0603	3922	4822 051 30682	
2900	2238 586 59812	0603 50V 100NP80M	3236		NETW 4 X 33Ω 5% 1206	3923		100k 1% 0603 0.62W
2901						0020	4022 117 10002	100K 176 0000 0.02VV
			2227		NETW 4 X 330 5% 1206	2024	4922 DE1 20152	THE EN O DECIM
2002		0603 50V 100NP80M	3237	4822 117 13576	NETW 4 X 33Ω 5% 1206	3924	4822 051 30152	
2902	2238 586 59812	0603 50V 100NP80M	3239	4822 117 13576 4822 051 30103	10k 5% 0.062W	3924 3925	4822 051 30152 4822 051 30472	
2903	2238 586 59812 2238 586 59812	0603 50V 100NP80M 0603 50V 100NP80M	3239 3241	4822 117 13576 4822 051 30103 4822 051 30103	10k 5% 0.062W 10k 5% 0.062W			
2903 2904	2238 586 59812 2238 586 59812 2238 586 59812	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M	3239 3241 3243	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W			
2903 2904 2909	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R	3239 3241	4822 117 13576 4822 051 30103 4822 051 30103	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W			
2903 2904	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M	3239 3241 3243	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W	3925	4822 051 30472	4k7 5% 0.062W
2903 2904 2909 2911	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M	3239 3241 3243 3245 3300	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W	3925 5100	4822 051 30472 4822 157 11717	4k7 5% 0.062W BLM31P500SPT
2903 2904 2909 2911 2912	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M 0603 50V 1N5 COL R	3239 3241 3243 3245 3300 3301	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W	3925	4822 051 30472	4k7 5% 0.062W BLM31P500SPT
2903 2904 2909 2911	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL	3239 3241 3243 3245 3300 3301 3400	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W	3925 5100	4822 051 30472 4822 157 11717	4k7 5% 0.062W BLM31P500SPT BLM31P500SPT
2903 2904 2909 2911 2912 2914	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R	3239 3241 3243 3245 3300 3301 3400 3401	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101	$\begin{array}{c} 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \end{array}$	3925 5100 5101	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	9 4k7 5% 0.062W BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R	3239 3241 3243 3245 3300 3301 3400 3401 3403	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30103	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W	5100 5101 5102 5103	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30103	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 10k 5% 0.062W	5100 5101 5102 5103 5200	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30332	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 00 Ω 5% 0.062W 00 Ω 5% 0.062W 00 Ω jumper 3k3 5% 0.062W	5100 5101 5102 5103 5200 5201	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30332	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 10k 5% 0.062W	5100 5101 5102 5103 5200 5201 5202	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30008 4822 051 30332 4822 051 30332	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 00 Ω 5% 0.062W 00 Ω 5% 0.062W 00 Ω jumper 3k3 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 3032 4822 051 3032 4822 051 30479 4822 051 30479 4822 051 30479	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 104 5% 0.062W 105 0.062W 107 0.062W 108 0.062W 109 0.062W 100 0.06	5100 5101 5102 5103 5200 5201 5202 5203 5204	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 100NP80M 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30008 4822 051 3032 4822 051 30479 4822 051 30181 4822 117 12139	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 00 jumper 3k3 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 22 Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30222	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 3008 4822 051 30332 4822 051 30479 4822 051 30181 4822 117 12139 4822 117 12139	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 22 Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30332 4822 051 30479 4822 051 30479 4822 117 12139 4822 117 12139	$\begin{array}{c} 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 002\ jumper \\ 3k3\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 22\Omega\ 5\%\ 0.062W \\ 22D\ 5$	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30108 4822 051 303479 4822 051 30479 4822 051 30479 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101	$\begin{array}{c} 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 20000000000000000000000000000000000$	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 3032 4822 051 3032 4822 051 30479 4822 051 30479 4822 051 30479 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101	$\begin{array}{c} 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 20\ jumper \\ 3k3\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 22\Omega\ 5\%$	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208	4822 051 30472 4822 157 11717 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3501	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 3032 4822 051 30332 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 00 jumper 3k3 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 22 Ω 5% 0.062W 20 Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 3032 4822 051 3032 4822 051 30479 4822 051 30479 4822 051 30479 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 00 jumper 3k3 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 22 Ω 5% 0.062W 20 Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30102	$\begin{array}{l} 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 00\ jumper \\ 3k3\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 22\Omega\ 5\%\ 0.062W \\ 22\Omega\ 5\%\ 0.062W \\ 22\Omega\ 5\%\ 0.062W \\ 22\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 2k2\ 5\%\ 0.062W \\ 2k3\ 5\%\ 0.062W \\ 2k4\ 5\%\ 0.062W \\ 2k5\ 0.062W \\ $	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400	4822 051 30472 4822 157 11717 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30109	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 10Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3500 3501 3500 3501 3503 3504	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30332 4822 051 30382 4822 051 30181 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30102 4822 051 30102	$\begin{array}{c} 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 10k\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 47\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 100\Omega\ 5\%\ 0.062W \\ 20000000000000000000000000000000000$	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 10Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 3032 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 301022 4822 051 301084 4822 051 301084 4822 051 301084	10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 20 5% 0.062W 22 Ω 5% 0.062W 22 Ω 5% 0.062W 22 Ω 5% 0.062W 22 Ω 5% 0.062W 100 Ω 6% 0.062W 100 Ω 6% 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400	4822 051 30472 4822 157 11717 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107	2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3500 3501 3502 3503 3504 3505 3506	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30008 4822 051 3032 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30181 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 4822 051 30681	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 100 Ω 5% 0.062W 00 jumper 3k3 5% 0.062W 47 Ω 5% 0.062W 47 Ω 5% 0.062W 22 Ω 5% 0.062W 100 Ω 5% 0.062W 282 5% 0.06	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5402 5403	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	4k7 5% 0.062W BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505 3506 3507	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30332 4822 051 30332 4822 051 30479 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30102 4822 051 30102 4822 051 30222 4822 051 30472	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 0Ω jumper 3k3 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 2Ω 5% 0.062W 4K7 5% 0.062W	3925 5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5403 5403 5404	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	4k7 5% 0.062W BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 	2238 586 59812 2238 586 59812 2238 586 59812 24822 126 14247 238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3501 3500 3501 3503 3504 3505 3505 3507 3508	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30181 4822 051 30332 4822 051 30181 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30102 4822 051 30102 4822 051 30222 4822 051 30222 4822 051 30222 4822 051 30222 4822 051 30222 4822 051 30222 4822 051 30222 4822 051 30222	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5402 5404 5500	4822 051 30472 4822 157 11717 4822 157 11499	94K7 5% 0.062W BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3106 3107 3108 3109 3110 3111	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3500 3501 3502 3503 3504 3505 3506 3507 3508 3508 3513	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30103 4822 051 30222 4822 051 30222 4822 051 30222 4822 051 30222 4822 051 30222 4822 051 30222 4822 051 30472 4822 051 30472 4822 051 30103 4822 051 30103	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 100Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5300 5400 5402 5400 5402 5403 5500 5500 5501	4822 051 30472 4822 157 11717 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3111 3112	2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30472 4822 051 30472	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3501 3500 3501 3503 3504 3505 3505 3507 3508	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 3032 4822 051 30332 4822 051 30479 4822 051 30479 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30681 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30681 4822 051 30681 4822 051 30681 4822 051 30681	10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 0Ω jumper 3k3 5% 0.062W 47Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2k2 5% 0.062W 2k2 5% 0.062W 2k2 5% 0.062W 1k 5% 0.062W 2k2 5% 0.062W 1k 5% 0.062W 2k2 5% 0.062W 2k3 5% 0.062W 2k4 5% 0.062W 2k5 5% 0.062W 2k5 5% 0.062W 2k6 5% 0.062W 2k7 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5402 5403 5404 5500 5501 5502	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	4k7 5% 0.062W BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3110 3111 3112 3113	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 11N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 475 5% 0.062W 477 5% 0.062W 477 5% 0.062W 477 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3500 3501 3502 3503 3504 3505 3506 3507 3508 3508 3513	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 3032 4822 051 30332 4822 051 30479 4822 051 30479 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30681 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30681 4822 051 30681 4822 051 30681 4822 051 30681	10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 0Ω jumper 3k3 5% 0.062W 47Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2k2 5% 0.062W 2k2 5% 0.062W 2k2 5% 0.062W 1k 5% 0.062W 2k2 5% 0.062W 1k 5% 0.062W 2k2 5% 0.062W 2k3 5% 0.062W 2k4 5% 0.062W 2k5 5% 0.062W 2k5 5% 0.062W 2k6 5% 0.062W 2k7 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5400 5501 5500 5502 5502 5503	4822 051 30472 4822 157 11717 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3109 3110 3111 3112 3113 3114	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 11N5 COL R 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 477Ω 5% 0.062W 477 5% 0.062W 447 5% 0.062W 447 5% 0.062W	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505 3506 3507 3508 3513 3515	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 3032 4822 051 30332 4822 051 30479 4822 051 30479 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30681 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30681 4822 051 30681 4822 051 30681 4822 051 30681	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 20Ω 5% 0.062W 100Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5206 5207 5208 5300 5302 5400 5402 5403 5501 5503 5503	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	94K7 5% 0.062W BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3106 3107 3108 3110 3111 3112 3113 3114 3115	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 4770 5% 0.062W 4770 5% 0.062W 4770 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3501 3500 3501 3503 3504 3505 3505 3506 3507 3508 3515 3600	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30181 4822 051 30332 4822 051 30181 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30101 4822 051 30102 4822 051 30103 4822 051 30103 4822 117 12139 4822 051 30103 4822 051 30103 4822 051 3022 4822 051 3022 4822 051 30681 4822 117 12917 4822 051 30681 4822 117 12917 2322 704 65609	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 2Ω 5% 0.062W 4X 5% 0.062W 4X 5% 0.062W 4X 5% 0.062W 100Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5400 5402 5403 5404 5500 5501 5502 5504 5504 5505	4822 051 30472 4822 157 11717 4822 157 11499	94K7 5% 0.062W BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3106 3107 3108 3109 3111 3112 3113 3111 3115 3116	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 4770 5% 0.062W 4770 5% 0.062W 4770 5% 0.062W	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505 3506 3507 3508 3513 3515	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30181 4822 051 30332 4822 051 30181 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30101 4822 051 30102 4822 051 30103 4822 051 30103 4822 117 12139 4822 051 30103 4822 051 30103 4822 051 3022 4822 051 3022 4822 051 30681 4822 117 12917 4822 051 30681 4822 117 12917 2322 704 65609	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 2ΩΩ 5% 0.062W 2ΩΩ 5% 0.062W 2ΩΩ 5% 0.062W 100Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5206 5207 5208 5300 5302 5400 5402 5403 5501 5503 5503	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3106 3107 3108 3110 3111 3112 3113 3114 3115	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 470 5% 0.062W 470 5% 0.062W 470 5% 0.062W 470 5% 0.062W	3239 3241 3243 3245 3300 3301 3400 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505 3506 3507 3508 3508 3508 3509 3508 3509 3508 3509 3508 3509 3509 3509 3509 3509 3509 3509 3509	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 3010479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 3032 4822 051 30332 4822 051 30479 4822 051 30479 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30102 4822 051 30222 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 5322 704 65609	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 20Ω jumper 3k3 5% 0.062W 47Ω 5% 0.062W 20Ω jumper 3k3 5% 0.062W 20Ω jumper 3k3 5% 0.062W 20Ω 5% 0.062W 100Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5400 5402 5403 5404 5500 5501 5502 5504 5504 5505	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	### 19500SPT ### 19500SPT ### 19500SPT ### 19500SPT ### 19600SPT ##
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3106 3107 3108 3109 3111 3112 3113 3111 3115 3116	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30473	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 11N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 470 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3501 3500 3501 3503 3504 3505 3505 3506 3507 3508 3515 3600	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 3010479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 3032 4822 051 30332 4822 051 30479 4822 051 30479 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30102 4822 051 30222 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 5322 704 65609	10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 20Ω 5% 0.062W 180Ω 5% 0.062W 22Ω 5% 0.062W 100Ω 5	3925 5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5501 5502 5503 5504 5505 5506 5506 5507	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3110 3111 3112 3113 3114 3115 3116 3117 3118	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30473 4822 117 12139	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 10NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 470 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3501 3500 3501 3503 3504 3505 3505 3507 3508 3513 3515 3600 3601	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30181 4822 051 30332 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30102 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30102 4822 051 30102 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30681 4822 117 12917 2322 704 65609 5322 117 13059	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 10 5% 0.063W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5206 5300 5302 5400 5402 5403 5404 5500 5501 5503 5504 5505 5507 5508	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3107 3108 3107 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119	2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30222	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 470 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3500 3501 3500 3501 3502 3503 3504 3505 3506 3507 3508 3513 3615 3600 3601	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30104 4822 051 3018 4822 051 3018 4822 051 3018 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5400 5402 5403 5500 5501 5502 5503 5504 5505 5506 5507 5508 5508 5508 5508 5508 5508	4822 051 30472 4822 157 11717 4822 157 11499	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3106 3107 3108 3109 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120	2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 470 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3501 3500 3501 3503 3504 3505 3505 3507 3508 3513 3515 3600 3601	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30104 4822 051 3018 4822 051 3018 4822 051 3018 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 10 5% 0.063W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5402 5403 5501 5501 5502 5503 5504 5505 5506 5507 5506 5507 5506 5600 5601	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499	### 19500SPT ### 19500SPT ### 19500SPT ### 19500SPT ### 19600SPT ##
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30473 4822 051 30473 4822 051 30474 4822 051 30474 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30103 4822 117 12139 4822 051 30103 4822 117 12139 4822 051 30182 4822 051 30184	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 11N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 487 5% 0.062W 4880 5% 0.062W 480 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3500 3501 3500 3501 3502 3503 3504 3505 3506 3507 3508 3513 3615 3600 3601	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 3010479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 3032 4822 051 30332 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30681 4822 117 12139 4822 051 30681 4822 051 30681 4822 117 12139 4822 051 30681 4822 051 30681 4822 117 12139 4822 051 30681 5322 117 13059 5322 117 13059	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W	3925 5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5501 5502 5503 5504 5505 5506 5507 5508 5600 5601 5602	4822 051 30472 4822 157 11717 4822 157 11499 4822 157 70651	### 19500SPT ### 19500SPT ### 19500SPT ### 19500SPT ### 19600SPT ##
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12917 4822 051 30181	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 487 5% 0.062W 480Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505 3507 3508 3515 3600 3601 3602	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 3010479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 3032 4822 051 3032 4822 051 30332 4822 051 30479 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30222 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30681 4822 117 12917 2322 704 65609 5322 117 13059 5322 117 13059	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 20Ω 5% 0.062W 100Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5402 5403 5501 5501 5503 5504 5505 5507 5508 5600 5601 5602 5602	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 70651 4822 157 70651 4822 157 70651	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12917 4822 051 30181	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 487 5% 0.062W 487 5% 0.062W 487 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 22Ω 5% 0.062W 23 5% 0.062W 24 5% 0.062W 24 5% 0.062W 25 5% 0.062W 26 5% 0.062W 27 5% 0.062W 28 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505 3506 3507 3508 3501 3505 3506 3507 3508 3501 3600 3601 3601	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30105 5322 117 13059 5322 117 13059 5322 117 13059	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.063W 0603 100Ω 5% 0.062W 100Ω 5% 0.063W 0603 100Ω 1% 0.063W 0603	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5302 5400 5402 5403 5500 5501 5503 5504 5505 5506 5507 5508 5506 5507 5508 5601 5603 5603 5603	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 70651 4822 157 70651 4822 157 70651	### 19500SPT ### 19500SPT ### 19500SPT ### 19500SPT ### 19600SPT ##
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3106 3107 3108 3109 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30222 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30123 2322 704 62002	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 11N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3500 3501 3500 3501 3502 3503 3504 3505 3506 3507 3600 3601 3602	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30104 4822 051 3018 4822 051 3018 4822 051 3018 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 117 12139 5322 117 13059 5322 117 13059	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 2ΩΩ 5% 0.062W 2ΩΩ 5% 0.062W 2ΩΩ 5% 0.062W 100Ω 5% 0.062W 2ΩΩ 5% 0.062W 100Ω 5% 0.063W 0603 100Ω 5% 0.062W	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5402 5403 5501 5501 5503 5504 5505 5507 5508 5600 5601 5602 5602	4822 051 30472 4822 157 11717 4822 157 11499 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30222 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30123 2322 704 62002	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 1N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 487 5% 0.062W 487 5% 0.062W 487 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 22Ω 5% 0.062W 23 5% 0.062W 24 5% 0.062W 24 5% 0.062W 25 5% 0.062W 26 5% 0.062W 27 5% 0.062W 28 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505 3507 3508 3515 3600 3601 3602	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 3010479 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 3032 4822 051 30332 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30222 4822 051 30472 4822 051 30472 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12139 5322 117 13059 5322 117 13059 5322 117 13059	10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 18ΩΩ 5% 0.062W 2Ω 5% 0.062W 2ΩΩ 5% 0.062W 2ΩΩ 5% 0.062W 100Ω 5% 0.062W 100 5% 0.063W 0603 100 1% 0.063W 0603	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5302 5400 5402 5403 5500 5501 5503 5504 5505 5506 5507 5508 5506 5507 5508 5601 5603 5603 5603	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651	### 19500SPT ### 19500SPT ### 19500SPT ### 19500SPT ### 19600SPT #### 19600SPT #### 19600SPT #### 19600SPT #### 19600SPT #### 19600SPT ##### 19600SPT ##### 19600SPT ###################################
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 1239 4822 117 12917 4822 051 30123 2322 704 63002	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 11N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 470 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505 3507 3508 3515 3600 3601 3602 3603 3604 3605 3604 3605 3604	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30107 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30332 4822 051 30479 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30102 4822 051 30102 4822 051 30222 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30681 4822 117 12139 4822 051 30681 4822 117 12917 2322 704 65609 5322 117 13059 5322 117 13059 5322 117 13059	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 20Ω 5% 0.062W 100Ω 5% 0.063W 0603 100Ω 1% 0.063W 0603 100Ω 5% 0.062W 100Ω 5% 0.063W 0603 100Ω 1% 0.063W 0603	5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5402 5403 5501 5501 5502 5503 5504 5505 5506 5507 5506 5507 5506 5600 5601 5602 5603 5604 5604 5605	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651	4k7 5% 0.062W BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3106 3107 3108 3109 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2338 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30222 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30123 2322 704 62002	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 11N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 470 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3501 3500 3501 3503 3504 3505 3503 3504 3505 3506 3607 3600 3601 3602 3603 3604 3605 3605 3606 3607	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30105 4822 051 30105 4822 051 30105 5322 117 13059 5322 117 13059 5322 117 13059 5322 117 13059 5322 117 13059	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 180Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.062W 2Ω 5% 0.062W 100Ω 5% 0.063W 0603 100Ω 1% 0.063W 0603	3925 5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5501 5502 5503 5504 5505 5506 5507 5508 5601 5602 5603 5604 5605 5605 5605 5606	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM1
2903 2904 2909 2911 2912 2914 2915 2916 3100 3101 3102 3103 3104 3105 3106 3107 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123	2238 586 59812 2238 586 59812 2238 586 59812 2238 586 59812 4822 126 14247 2238 586 59812 4822 126 14247 3198 030 74780 2238 586 59812 4822 126 14494 4822 051 30103 4822 051 30103 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30479 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30472 4822 051 30103 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 1239 4822 117 12917 4822 051 30123 2322 704 63002	0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 100NP80M 0603 50V 11N5 COL R 0603 50V 1N5 COL R EL SM 35V 4U7 PM20 COL R EL SM 35V 4U7 PM20 COL R 0603 50V 100NP80M 22nF 10% 25V 0603 10k 5% 0.062W 2k2 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 470 5% 0.062W	3239 3241 3243 3245 3300 3301 3401 3403 3404 3405 3406 3407 3408 3409 3410 3500 3501 3502 3503 3504 3505 3507 3508 3515 3600 3601 3602 3603 3604 3605 3604 3605 3604	4822 117 13576 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30103 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30101 4822 051 30103 4822 051 30103 4822 051 30181 4822 051 30181 4822 117 12139 4822 117 12139 4822 117 12139 4822 051 30101 4822 051 30101 4822 051 30102 4822 051 30105 4822 051 30105 4822 051 30105 5322 117 13059 5322 117 13059 5322 117 13059 5322 117 13059 5322 117 13059	10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 10k 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 47Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 100Ω 5% 0.062W 20Ω 5% 0.062W 100Ω 5% 0.062W 20Ω 5% 0.06	3925 5100 5101 5102 5103 5200 5201 5202 5203 5204 5205 5206 5207 5208 5300 5302 5400 5402 5403 5404 5500 5501 5503 5504 5505 5507 5508 5600 5602 5603 5604 5605 5606 5607	4822 051 30472 4822 157 11717 4822 157 11717 4822 157 11499 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651 4822 157 70651	BLM31P500SPT BLM31P500SPT BLM31P500SPT BLM11P600SPT BLM1

```
5901
        4822 157 11717 BLM31P500SPT
                                                                                                   2600
                                                                                                          2238 586 59812 0603 50V 100NP80M
        4822 157 11717 BLM31P500SPT
 5904
                                                  ≯|-
                                                                                                   2601
                                                                                                          4822 124 23002
                                                                                                                         10μF 16V
        4822 157 11499
                       BLM11P600SPT
 5905
                                                                                                   2602
                                                                                                          3198 017 44740 0603 10V 470nF COL
 5907
        4822 157 11499 BLM11P600SPT
                                                  6000
                                                        4822 130 11395 TI MH3100
                                                                                                   2603
                                                                                                          2238 586 59812
                                                                                                                         0603 50V 100NP80M
                                                        9322 172 97668 DIO SUP SM6T39CA (ST00)
                                                                                                          2238 586 59812
                                                  6001
                                                                                                   2605
                                                                                                                         0603 50V 100NP80M
                                                                                                   2606
                                                                                                          3198 016 31020
                                                                                                                         0603 25V 1nF
 →
                                                                                                   2607
                                                                                                          2238 586 59812
                                                                                                                         0603 50V 100NP80M
                                                                                                   2608
                                                                                                          2238 586 59812 0603 50V 100NP80M
 6500
        4822 130 80622 BAT54
                                                  DVIO 1.8 PWB
                                                                                                   2609
                                                                                                          2238 586 59812 0603 50V 100NP80M
 6900
        4822 130 80622 BAT54
                                                                                                          2238 586 59812 0603 50V 100NP80M
                                                                                                   2610
                                                                                                   2611
                                                                                                          2238 586 59812 0603 50V 100NP80M
                                                  Various
 - KO E
                                                                                                   2612
                                                                                                          2238 586 59812 0603 50V 100NP80M
                                                                                                   2613
                                                                                                          2238 586 59812 0603 50V 100NP80M
                                                  1400
                                                        2422 543 01115 RES XTL SM 24M576 12P
        9352 692 48557 IC SM SAA7333HL/M1
 7100
                                                                                                         3198 017 44740 0603 10V 470nF COL
2238 586 59812 0603 50V 100NP80M
                                                                                                   2614
                                                                        CX-11F R
                       (PHSE) Y
                                                                                                   2617
                                                  1500
                                                        2422 025 17084
                                                                       CON BM V 60P F 0.80
                       IC SM MT48LC4M16A2TG-
 7101
        9322 166 67668
                                                                                                   2618
                                                                                                          2238 861 18229
                                                                                                                         50V 22P PM1 R
                                                                        179161 R
                       7E(MRN0)R
                                                                                                   2801
                                                                                                          4822 126 11669
                                                                                                                         27pF
                                                  1501
                                                                       CON BM H 4P M 2.00 PH
                                                        2422 025 16543
 7102
        5322 209 16384
                       PC74HCT9046AD
                                                                                                   2802
                                                                                                          4822 126 11669
                                                                                                                        27pF
                                                                        SMD R
 7103
        9322 170 16685
                       IC SM NC7SZ58 (FSC0) R
                                                                                                   2803
                                                                                                          2238 586 59812
                                                                                                                        060350V 100NP80M
                                                  1502
                                                        2422 086 11075
                                                                        FUSE SM F 750MA 125V UL
 7104
        9352 456 50115
                       HC1G04
                                                                                                   2804
                                                                                                          2238 586 59812 060350V 100NP80M
                       STI5508EVB
 7200
        9322 169 81671
                                                                                                   2805
                                                                                                          4822 124 80151
                                                                                                                         47μF 16V
                                                 1800
                                                        2422 543 89022 RES XTL SM 6M000 20P
 7201
        9322 130 41668
                       IC SM M24C64-WMN6
                                                                                                   2806
                                                                                                          2238 586 59812
                                                                                                                        060350V 100NP80M
                                                                        CX-5F R
                       (ST00) R
                                                                                                   2807
                                                                                                          4822 124 80151
                                                                                                                        47μF 16V
                                                  1901
                                                        2422 025 17106
                                                                        CON BM H 4P F 0.8 IEEE R
 7202
        4822 209 30212
                       PC74HCT125T
                                                                                                   2808
                                                                                                          2238 586 59812
                                                                                                                        060350V 100NP80M
                                                                        CON BM H 2P M 2.00 PH
                                                        2422 025 16542
                                                  1903
        9322 142 88668 IC SM LF25CDT (ST00) R
 7203
                                                                                                   2809
                                                                                                          2238 586 59812 060350V 100NP80M
                                                                        SMD R
        9322 142 88668 IC SM LF25CDT (ST00) R
 7204
                                                                                                   2810
                                                                                                          2238 586 59812 060350V 100NP80M
                       IC SM MT48LC4M16A2TG-
                                                                                                   2812
 7300
        9322 166 67668
                                                                                                          2238 586 59812
                                                                                                                         060350V 100NP80M
                       7E(MRN0)R
                                                                                                   2813
                                                                                                          2238 586 59812 060350V 100NP80M
                                                  -11-
                       FL.2 DVDR 1.5 VIEN.EU
 7301
       3104 123 96771
                                                                                                         5322 124 41945 22μF20% 35V
2238 586 59812 060350V 100NP80M
                                                                                                   2814
                       DIG2.BIN
                                                 2400
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                   2816
                       FL.1 DVDR 1.5 VIEN.EU
                                                                                                                        060350V 100NP80M
 7302
        3104 123 96761
                                                        3198 017 41050
                                                                       0603 10V 1µF COL R
                                                                                                   2818
                                                                                                          2238 586 59812
                                                 2401
                       DIG1.BIN
                                                 2402
                                                         4822 126 14506
                                                                       270pF 5% 50V 0603
                                                                                                   2820
                                                                                                          2238 586 59812
                                                                                                                        060350V 100NP80M
 7303
        9352 499 60118 IC SM 74LVC00AD (PHSE)
                                                 2403
                                                        4822 124 80151
                                                                       47µF 16V
                                                                                                   2822
                                                                                                         3198 016 31020 060325V 1nF
                                                 2404
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
 7402
       9322 166 67668
                      IC SM MT48LC4M16A2TG-
                                                                       0603 50V 100NP80M
                                                 2405
                                                        2238 586 59812
                                                                                                   0
                       7E(MRN0)R
                                                 2406
                                                        2238 586 59812 0603 50V 100NP80M
 7403
        9352 701 80557
                       IC SM SAA6752HS/V101
                                                 2407
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3400
                                                                                                         4822 051 30103 10k 5% 0.062W
                      (PHSE) Y
IC SM LF25CDT (ST00) R
                                                 2408
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3401
                                                                                                                        RST $M 0805 RC12H 56Ω
                                                                                                         2322 734 65609
 7404
        9322 142 88668
                                                 2412
                                                        4822 122 33741
                                                                       10pF 10% 50V
                                                                                                                         PM1 R
        9352 673 95518 ICSM SAA7118E/V1 (PHSE)
                                                                       10pF 10% 50V
 7500
                                                 2413
                                                        4822 122 33741
                                                                                                  3402
                                                                                                         2322 734 65609
                                                                                                                        RST $M 0805 RC12H 56Ω
                                                 2415
                                                        4822 124 80151
                                                                       47µF 16V
                                                                                                                         PM1 R
 7501
       9352 500 60118 IC SM 74LVC32AD (PHSE)
                                                 2416
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3403
                                                                                                         4822 117 12139
                                                                                                                        22Ω 5% 0.062W
                                                 2417
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3404
                                                                                                                        RST $M 0805 RC12H 56Ω
                                                                                                         2322 734 65609
                      74HC74D
 7502
        5322 209 71589
                                                 2418
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                                         PM1 R
 7504
        5322 130 60159 BC846B
                                                 2419
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                  3405
                                                                                                                        RST $M 0805 RC12H 56Ω
                                                                                                         2322 734 65609
 7600
        5322 130 60159 BC846B
                                                 2420
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                                         PM1
 7601
        5322 130 60159
                      BC846B
                                                 2431
                                                        4822 124 80151
                                                                       47μF 16V
                                                                                                  3406
                                                                                                         2322 704 65102 RST $M 0603 RC22H 5k1
 7602
        5322 130 60159
                      BC846B
                                                 2432
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                                         PM<sub>1</sub>
                      BC846B
 7603
       5322 130 60159
                                                 2433
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3407
                                                                                                         4822 051 30103
                                                                                                                        10k 5% 0.062W
 7604
        5322 130 60159
                      BC846B
                                                                       0603 50V 100NP80M
                                                 2434
                                                        2238 586 59812
                                                                                                  3408
                                                                                                         4822 117 13632
                                                                                                                        100k |% 0603 0.62W
                                                        2238 586 59812
 7605
        5322 130 60159
                      BC846B
                                                 2435
                                                                       0603 50V 100NP80M
                                                                                                  3409
                                                                                                         4822 117 12902 8k2 1% 0.O63W 0603
 7606
        5322 130 60159
                      BC846B
                                                 2436
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3410
                                                                                                         4822 117 12139
                                                                                                                        22Ω 5% 0.O62W
 7702
       9352 501 00118 IC SM 74LVC86ADB (PHSE)
                                                 2437
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3413
                                                                                                         4822 117 12139
                                                                                                                        22Ω 5% 0.O62W
                                                 2438
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3414
                                                                                                         4822 117 12139
                                                                                                                        22Ω 5% 0.O62W
 7902
       9322 165 15685
                      IC SM NCP303LSN30
                                                 2439
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3415
                                                                                                         4822 117 12139
                                                                                                                        22Ω 5% 0.O62W
                                                        2238 586 59812
                       (ONSE) R
                                                 2440
                                                                       0603 50V 100NP80M
                                                                                                  3416
                                                                                                         4822 117 12139
4822 117 12139
                                                                                                                        22Ω 5% 0.O62W
 7904
        4822 209 16399
                       74LVC04AD
                                                 2441
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3417
                                                                                                                        22Ω 5% 0.O62W
       5322 209 71568 PC74HCT14T
 7905
                                                 2442
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3418
                                                                                                         4822 117 12139
                                                                                                                        22Ω 5% 0.O62W
22Ω 5% 0.O62W
       4822 242 10838 27MHZ 120P FX0-31FT
 7906
                                                 2443
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3419
                                                                                                         4822 117 12139
                                                 2444
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3420
                                                                                                         4822 117 12139
                                                                                                                        22Ω 5% 0.O62W
                                                 2445
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3421
                                                                                                         4822 117 12139 22Ω 5% 0.O62W
DVIO Front
                                                 2446
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3422
                                                                                                         4822 117 12139 22Ω 5% 0.O62W
                                                 2447
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3423
                                                                                                         4822 117 12139
                                                                                                                        22Ω 5% 0.O62W
                                                 2449
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                         4822 117 12139
Various
                                                                                                  3424
                                                                                                                        22Ω 5% 0.O62W
                                                 2450
                                                        4822 124 23002
                                                                       10uF 16V
                                                                                                  3425
                                                                                                         4822 051 30103
                                                                                                                        10k 5% 0.0 62W
                                                 2451
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
       2422 033 00363 CON BM H 4P F 0.8 B
1000
                                                                                                  3426
                                                                                                         4822 051 30103 10k 5% 0.0 62W
                                                 2452
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
       2422 025 17106 CON BM H 4P F 0.8 IEEE R
1001
                                                                                                  3427
                                                                                                         4822 051 30103
                                                                                                                        10k 5% 0.062W
                                                 2453
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3428
                                                                                                                        10k 5% 0.062W
                                                                                                         4822 051 30103
                                                 2454
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3429
                                                                                                         4822 051 30103
                                                                                                                        10k 5 9 0.0 62W
                                                 2455
-11-
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                  3430
                                                                                                         4822 051 30103
                                                                                                                        10k 5% 0.062W
                                                 2456
                                                                       0603 50V 100NP80M
                                                        2238 586 59812
                                                                                                  3431
                                                                                                         4822 051 30103 10k 5 0.062W
2000
       5322 126 10511 1nF 5% 50V
                                                 2501
                                                        2238 586 59812
                                                                       0603 50V 100NP80M
                                                                                                  3432
                                                                                                         4822 051 30103 10k 5 9 0.0 62W
                                                                       0603 50V 100NP80M
                      1nF 5% 50V
                                                 2502
2001
       5322 126 10511
                                                        2238 586 59812
                                                                                                  3433
                                                                                                         4822 051 30103 10k 5% 0.0@2W
2002
       2020 557 90732 250V 4N7 PM10 R
                                                 2503
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                         4822 051 30103 10k 51 0.062W
                                                                                                  3434
2002
       2222 580 19815 50V 330nF P8020 B
                                                 2504
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                  3435
                                                                                                         4822 051 30103 10k 55 0.062W
                      250V 4N7 PM10 R
                                                 2505
                                                        2238 586 59812 0603 50V 100NP80M
2003
       2020 557 90732
                                                                                                  3436
                                                                                                         4822 051 30103
                                                                                                                        10k 59 0.062W
       2222 580 19815
                      50V 330nF P8020 R
                                                 2506
                                                        4822 124 80151 47µF 16V
2003
                                                                                                  3437
                                                                                                         4822 051 30103 10k 59 0.062W
                      250V 4N7 PM10 R
                                                                      47μF 16V
2004
       2020 557 90732
                                                 2507
                                                        4822 124 80151
                                                                                                  3438
                                                                                                         4822 051 30103 10k 5 0.062W
2005
       2020 557 90732
                      250V 4N7 PM10 R
                                                 2508
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                  3439
                                                                                                         4822 051 30103 10k 59 0.062W
2204
       2222 867 15339 0603 50V 33P PM5
                                                 2512
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                  3440
                                                                                                         4822 051 30103
                                                                                                                       10k 59 0.062W
       2222 867 15339 0603 50V 33P PM5
                                                 2513
                                                        2238 586 59812 0603 50V 100NP80M
2205
                                                                                                  3441
                                                                                                         4822 051 30103 10k 59 0.062W
                                                 2514
                                                        4822 124 80151
                                                                       47uF 16V
                                                                                                  3442
                                                                                                         4822 051 30103
                                                                                                                       10k 59 0.062W
                                                 2520
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                         4822 051 30103 10k 590.062W
3443
                                                 2521
                                                        4822 124 80151
                                                                       47μF 16V
                                                                                                 3444
                                                                                                         4822 051 30103 10k 550 062W
                                                        4822 124 80151 47μF 16V
                                                 2522
       4822 051 20105 1M 5% 0.1W
                                                                                                 3445
                                                                                                         4822 051 30103
                                                                                                                       10k 590.062W
3000
                                                                       10nF 10% 50V 0603
                                                 2523
                                                        5322 126 11583
                                                                                                 3446
                                                                                                         4822 051 30103
                                                                                                                       10k 590.062W
                                                                       10nF 10% 50V 0603
                                                 2524
                                                        5322 126 11583
                                                                                                 3447
3448
                                                                                                         4822 051 30103
                                                                                                                       10k 590.062W
                                                2525
                                                                       47μF 16V
                                                        4822 124 80151
                                                                                                        4822 051 30103 10k 590.062W
                                                 2526
                                                        2238 586 59812
                                                                      0603 50V 100NP80M
                                                                                                 3449
                                                                                                        4822 051 30103 10k 590.062W
5000
       2422 549 44768 IND FXD SM EMI 100mH z
                                                2527
                                                        2238 586 59812 0603 50V 100NP80M
                                                                                                 3450
                                                                                                        4822 051 30103 10k 5%0.0652W
                                                2528
                                                       2238 586 59812 0603 50V 100NP80M
                      90R R
                                                                                                 3451
                                                                                                        4822 051 30103 10k 5%0.062W
       2422 549 44768 IND FXD SM EMI 100mH z
                                                 2529
                                                        2238 586 59812 0603 50V 100NP80M
5001
                                                                                                 3452
                                                                                                        4822 051 30103 10k 5%0.06 2W
                                                 2534
                                                       2238 586 59812 0603 50V 100NP80M
                      90R R
                                                                                                        4822 051 30102 1k 5% 062W
                                                                                                 3453
```

EN 322	10.0	DVDR990 /0X1	Spare parts list
- N ULL	10.	DIDITOUTON	opalo palio liot

3454	4822 051 30103	10k 5% 0.062W	3564	4822 117 12139	22Ω 5% 0.062W	7430	9322 144 59668	IC SM MT48LC1M16A1TG-
3455	4822 051 30103		3600	4822 117 12891	220k 1% ERJ3Ω			7S (MRN)R
3456	4822 051 30103	10k 5% 0.062W	3601		1Ω 5% 0.062W CASE0603	7431	9322 184 70671	IC SM UPD72893GD-LML
3457	4822 051 30103	10k 5% 0.062W	3602	4822 051 30103	10k 5% 0.062W			(NEC0) Y
3458	4822 051 30103	10k 5% 0.062W	3603	4822 117 12917	1Ω 5% 0.062W CASE0603	7433		IC SM LF25CDT (ST00) R
3459	4822 051 30103	10k 5% 0.062W	3605	2120 358 90533	RTRM CER SM 22k H	7501	9352 685 96115	IC SM 74LVC1GU04GW
3460	4822 051 30103	10k 5% 0.062W			RH03ADC R			(PHSE) R
3461	4822 117 12925	47k 1% 0.063W 0603	3606	4822 117 12706	10k 1% 0.063W CASE0603	7505	9352 029 90118	IC SM 74LVT16244BDGG
3462	4822 051 30103	10k 5% 0.062W			RC22H			(PHSE) R
3463	4822 051 30103	10k 5% 0.062W	3607	2322 702 60184	RST SM 0603 RC21 180k	7506	9352 668 39118	IC SM UDA1334ATS/N2
3464	4822 051 30103	10k 5% 0.062W			PM5 R			(PHSE) R
3465	4822 051 30103	10k 5% 0.062W	3608	4822 117 12891	220k 1% ERJ3Ω	7507		IC SM 74LV74PW (PHSE) R
3466	4822 051 30103	10k 5% 0.062W	3609	2322 704 65604	RST SM 0603 RC22H 560k	7508	9352 685 96115	IC SM 74LVC1GU04GW
3467	4822 051 30103				PM1 R			(PHSE) R
3468	4822 051 30103		3610	2322 704 62003	RST SM 0603 RC22H 20k	7601	2722 171 08709	OSC XTL SM 27MHZ 120P
3469	4822 051 30103				PM1 R		0050 150 10115	FXO-31 R
3470	4822 051 30103		3610		33k 1% 0.063W 0603 RC22H	7602	9352 456 40115	IC SM 74HCT1G04GW
3471	4822 051 30103		3612	4822 117 12706	10k 1% 0.063W CASE0603	7004	0000 400 00000	(PHSE) R
3472	4822 051 30102		2010	0000 704 05400	RC22H	7604		IC SM BA7082F (RHM0) R
3473	4822 051 30103		3613	2322 704 65102	RST SM 0603 RC22H 5k1	7605		IC SM BU2288FV (RHMO) R
3474	4822 051 30102		0044	4000 447 40000	PM1	7606		IC SM 74LV74PW (PHSE) R
3475	4822 051 30103		3614		100k 1% 0603 0.62W	7608	9352 685 96115	IC SM 74LVC1GU04GW
3476	4822 051 30103		3617	4822 051 30103		7800	9340 310 30215	(PHSE) R
3477	4822 051 30103		3618 3800	4822 051 30103	330Ω 5% 0.062W	7801		IC SM LM2931D (ST00) R
3478	4822 051 30102		3801			7802		IC SM UPD78F0988AGC
3481	4822 051 30103		3801	4822 051 30103 4822 051 30223		, 502	3100007 40011	DV91XX0105
3482 3483	4822 051 30103 4822 051 30103		3802	4822 051 30123		7803	3198 010 42310	
3483	4822 051 30103		3804	4822 051 30103		7804	3198 010 42310	
3484	4822 051 30103		3804	4822 051 30103		7805	3198 010 42310	
3486	4822 051 30103		3807	4822 051 30103		7806	9340 310 30215	
3487	4822 051 30103		3808	4822 051 30008		7807		IC SM 74LVC1G32GW
3488	4822 051 30103		3809	4822 051 30103		1	555 01110	(PHSE) R
3489	4822 051 30103		3810	4822 051 30103		7808	9340 560 36235	
3490	4822 051 30103		3812	4822 051 30103		7809		IC SM 74LVC1G32GW
3491	4822 051 30103		3814	4822 051 30472				(PHSE) R
3492	4822 051 30103		3815		330Ω 1% 0.063W 0603	7810	3198 010 42320	
3493	4822 051 30103				RC22H	7811	3198 010 42310	
3494	4822 051 30103		3816	5322 117 13018	1k0 1% 0.063W 0603 RC22H			
3495	4822 051 30103		3817	4822 051 30103	10k 5% 0.062W			
3496	4822 051 30103	10k 5% 0.062W	3818	4822 051 30103	10k 5% 0.062W			
3497	4822 051 30103	10k 5% 0.062W	3819	4822 051 30102	1k 5% 0.062W			
3498	4822 051 30103	10k 5% 0.062W	3820		47k 1% 0.063W 0603	ļ		
3499	4822 051 30103	10k 5% 0.062W	3821	4822 051 30103				
3502	4822 051 30479		3822		100k 1% 0603 0.62W			
3503	4822 051 30479		3823		1k0 1% 0.063W 0603 RC22H			
3504	4822 051 30479		3824		3k9 1% 0.063W 0603 RC22H			
3505	4822 051 30479		3825		100Ω 5% 0.062W			
3506	4822 051 30479		3826		100Ω 5% 0.062W			
3507	4822 051 30479		3827 3828	4822 051 30103	100Ω 5% 0.062W			
3508	4822 051 30479		3829		47k 1% 0.063W 0603			
3509 3510	4822 051 30479 4822 051 30479		3831		100k 1% 0603 0.62W			
3514	4822 051 30479		3832	4822 051 30103				
3515	4822 051 30479		3833	4822 051 30103				
3516	4822 051 30479		3834	4822 051 30103				
3517	4822 051 30101		3835	4822 051 30102				
3518	4822 051 30101		3836	4822 051 30472				
3519	4822 1 17 12891		3837	4822 051 30103				
3520	4822 1 17 12891		3838	4822 051 30102				
3530	4822 117 12139		3839	4822 051 30222				
3531	4822 1 17 12139							
3532	4822 1 17 12139							
3533	4822 1 17 12139							
3534	4822 1 17 12139		E400	4000 157 11400	DI M11D600CDT			
3535	4822 1 17 12139		5400		BLM11P600SPT			
3536	4822 1 17 12139		5401	4822 157 11499				
3537	4822 1 17 12139	22Ω 5% 0.062W	5431		BLM11P600SPT			
3538	4822 1 17 12139	22Ω 5% 0.062W	5432	4822 157 11499 4822 157 11499				
3539	4822 1 17 12139	22Ω 5% 0.062W	5433 5501	4822 157 11499				
3540	4822 1 17 12139		5503	4822 157 11499				
3541	4822 1 17 12139		5503	4822 157 11499				
3542	4822 1 17 12139		5504	4822 157 11499				
		220 5% 0 062W	5600	4822 157 11499				
3543	4822 1 17 12139			.SEE 101 11703				
3544	4822 1 17 12139 4822 1 17 12139	22Ω 5% 0.062W		4822 157 11499	BLM11P600SPT			
3544 3545	4822 1 17 12139 4822 1 17 12139 4822 1 17 12139	22Ω 5% 0.062W 22Ω 5% 0.062W	5601	4822 157 11499 4822 157 11499				
3544 3545 3546	4822 1 17 12139 4822 1 17 12139 4822 1 17 12139 4822 1 17 12139	22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W	5601 5602	4822 157 11499	BLM11P600SPT			
3544 3545 3546 3547	4822 1 17 12139 4822 1 17 12139 4822 1 17 12139 4822 1 17 12139 4822 1 17 12139	22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W	5601		BLM11P600SPT BLM11P600SPT			
3544 3545 3546 3547 3548	4822 1 17 12139 4822 1 17 12139	22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W	5601 5602 5603	4822 157 11499 4822 157 11499	BLM11P600SPT BLM11P600SPT BLM11P600SPT			
3544 3545 3546 3547 3548 3549	4822 1 17 12139 4822 1 17 12139	22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W	5601 5602 5603 5800	4822 157 11499 4822 157 11499 4822 157 11499	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT			
3544 3545 3546 3547 3548 3549 3550	4822 117 12139 4822 117 12139	22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W 22Ω 5% 0.062W	5601 5602 5603 5800 5801	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT			
3544 3545 3546 3547 3548 3549 3550 3551	4822 117 12139 4822 117 12139	22Ω 5% 0.062W 22Ω 5% 0.062W	5601 5602 5603 5800 5801 5802	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT			
3544 3545 3546 3547 3548 3549 3550 3551 3552	4822 117 12139 4822 117 12139	22Ω 5% 0.062W 22Ω 5% 0.062W	5601 5602 5603 5800 5801	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT			
3544 3545 3546 3547 3548 3549 3550 3551 3552 3553	4822 117 12139 4822 117 12139	22Q 5% 0.062W	5601 5602 5603 5800 5801 5802	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10%			
3544 3545 3546 3547 3548 3549 3550 3551 3552	4822 117 12139 4822 117 12139	22Q 5% 0.062W	5601 5602 5603 5800 5801 5802	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593 9340 548 52115	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10%			
3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554	4822 117 12139 4822 117 12139	22Ω 5% 0.062W	5601 5602 5603 5800 5801 5802	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593 9340 548 52115 4822 130 11397	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10% PDZ5.1B BAS316			
3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555	4822 117 12139 4822 117 12139	22Q 5% 0.062W	5601 5602 5603 5800 5801 5802 ->1 6801 6802 6803	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593 9340 548 52115 4822 130 11397 4822 130 11397	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10% PDZ5.1B BAS316 BAS316			
3544 3545 3546 3547 3548 3550 3551 3552 3553 3554 3555 3556 3557 3558	4822 117 12139 4822 117 12139	22Q 5% 0.062W	5601 5602 5603 5800 5801 5802	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593 9340 548 52115 4822 130 11397	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10% PDZ5.1B BAS316 BAS316			
3544 3545 3546 3547 3548 3550 3551 3552 3553 3554 3555 3556 3557 3558 3558	4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139 4822 117 12139	22Q 5% 0.062W	5601 5602 5603 5800 5801 5802 →I 6801 6802 6803 6804	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593 9340 548 52115 4822 130 11397 4822 130 11397	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10% PDZ5.1B BAS316 BAS316			
3544 3545 3546 3547 3548 3549 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560	4822 117 12139 4822 117 12139	22Q 5% 0.062W	5601 5602 5603 5800 5801 5802 ->1 6801 6802 6803	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593 9340 548 52115 4822 130 11397 4822 130 11397	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10% PDZ5.1B BAS316 BAS316			
3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3556 3557 3558 3558 3556 3560 3561	4822 117 12139 4822 117 12139	22Q 5% 0.062W	5601 5602 5603 5800 5801 5802 →I 6801 6802 6803 6804	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593 9340 548 52115 4822 130 11397 4822 130 11397 4822 130 11397	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10% PDZ5.1B BAS316 BAS316 BAS316			
3544 3545 3546 3547 3548 3550 3551 3552 3553 3554 3556 3557 3558 3559 3560 3561 3561 3562	4822 117 12139 4822 117 12139	22Q 5% 0.062W	5601 5602 5603 5800 5801 5802 →I 6801 6802 6803 6804	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593 9340 548 52115 4822 130 11397 4822 130 11397 4822 130 11397 9322 182 04671	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10% PDZ5.1B BAS316 BAS316 BAS316 BAS316			
3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3556 3557 3558 3558 3556 3560 3561	4822 117 12139 4822 117 12139	22Q 5% 0.062W	5601 5602 5603 5800 5801 5802 →I 6801 6802 6803 6804	4822 157 11499 4822 157 11499 4822 157 11499 4822 157 11499 4822 157 71593 9340 548 52115 4822 130 11397 4822 130 11397 4822 130 11397 9322 182 04671	BLM11P600SPT BLM11P600SPT BLM11P600SPT BLM11P600SPT 10µH 10% PDZ5.1B BAS316 BAS316 BAS316			